diff options
| author | Bin Meng <bin.meng@windriver.com> | 2020-06-15 17:50:38 -0700 |
|---|---|---|
| committer | Alistair Francis <alistair.francis@wdc.com> | 2020-06-19 08:25:27 -0700 |
| commit | 495134b75cca3e6a34d4233113c5143439061771 (patch) | |
| tree | 48a0fbb22149134b29b7a7345c4a3a63b169accf /hw/xenpv | |
| parent | e8905c6ce86f5023f6814abd7c72a809e5d018ec (diff) | |
| download | qemu-495134b75cca3e6a34d4233113c5143439061771.zip qemu-495134b75cca3e6a34d4233113c5143439061771.tar.gz qemu-495134b75cca3e6a34d4233113c5143439061771.tar.bz2 | |
hw/riscv: sifive: Change SiFive E/U CPU reset vector to 0x1004
Per the SiFive manual, all E/U series CPU cores' reset vector is
at 0x1004. Update our codes to match the hardware.
Signed-off-by: Bin Meng <bin.meng@windriver.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Message-id: 1592268641-7478-3-git-send-email-bmeng.cn@gmail.com
Message-Id: <1592268641-7478-3-git-send-email-bmeng.cn@gmail.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Diffstat (limited to 'hw/xenpv')
0 files changed, 0 insertions, 0 deletions