aboutsummaryrefslogtreecommitdiff
path: root/hw/tpm/trace-events
diff options
context:
space:
mode:
authorMarc-André Lureau <marcandre.lureau@redhat.com>2019-01-15 02:27:54 +0400
committerMichael S. Tsirkin <mst@redhat.com>2019-01-17 21:10:57 -0500
commitffab1be70692c55f4c81642f03d629fd84eb4b18 (patch)
treef0a87fc9b9ba448fd50b12d7d70ee5d3a4e95343 /hw/tpm/trace-events
parentec86c0f678a9402fb4265c8874bd2ec712b33127 (diff)
downloadqemu-ffab1be70692c55f4c81642f03d629fd84eb4b18.zip
qemu-ffab1be70692c55f4c81642f03d629fd84eb4b18.tar.gz
qemu-ffab1be70692c55f4c81642f03d629fd84eb4b18.tar.bz2
tpm: clear RAM when "memory overwrite" requested
Note: the "Platform Reset Attack Mitigation" specification isn't explicit about NVDIMM, since they could have different usages. It uses the term "system memory" generally (and also "volatile memory RAM" in its introduction). For initial support, I propose to consider non-volatile memory as not being subject to the memory clear. There is an on-going discussion in the TCG "pcclientwg" working group for future revisions. CPU cache clearing is done unconditionally in edk2 since commit d20ae95a13e851 (edk2-stable201811). Signed-off-by: Marc-André Lureau <marcandre.lureau@redhat.com> Reviewed-by: Philippe Mathieu-Daudé <philmd@redhat.com> Reviewed-by: Michael S. Tsirkin <mst@redhat.com> Tested-by: Stefan Berger <stefanb@linux.ibm.com> Reviewed-by: Michael S. Tsirkin <mst@redhat.com> Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
Diffstat (limited to 'hw/tpm/trace-events')
-rw-r--r--hw/tpm/trace-events3
1 files changed, 3 insertions, 0 deletions
diff --git a/hw/tpm/trace-events b/hw/tpm/trace-events
index 25bee0c..920d32a 100644
--- a/hw/tpm/trace-events
+++ b/hw/tpm/trace-events
@@ -51,3 +51,6 @@ tpm_tis_mmio_write_init_abort(void) "Initiating abort"
tpm_tis_mmio_write_lowering_irq(void) "Lowering IRQ"
tpm_tis_mmio_write_data2send(uint32_t value, unsigned size) "Data to send to TPM: 0x%08x (size=%d)"
tpm_tis_pre_save(uint8_t locty, uint32_t rw_offset) "locty: %d, rw_offset = %u"
+
+# hw/tpm/tpm_ppi.c
+tpm_ppi_memset(uint8_t *ptr, size_t size) "memset: %p %zu"