aboutsummaryrefslogtreecommitdiff
path: root/hw/timer/imx_epit.c
diff options
context:
space:
mode:
authorAxel Heider <axel.heider@hensoldt.net>2022-10-25 17:33:43 +0200
committerPeter Maydell <peter.maydell@linaro.org>2023-01-05 12:14:43 +0000
commitb9c993aaf8962a99bc6da80918e30d582912c863 (patch)
tree64add3a24a088725f9eb56b24233c533a1ad976d /hw/timer/imx_epit.c
parent9788d4c007cbde7cda1b7a577b8b836335eb2b73 (diff)
downloadqemu-b9c993aaf8962a99bc6da80918e30d582912c863.zip
qemu-b9c993aaf8962a99bc6da80918e30d582912c863.tar.gz
qemu-b9c993aaf8962a99bc6da80918e30d582912c863.tar.bz2
hw/timer/imx_epit: improve comments
Fix typos, add background information Signed-off-by: Axel Heider <axel.heider@hensoldt.net> Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'hw/timer/imx_epit.c')
-rw-r--r--hw/timer/imx_epit.c20
1 files changed, 16 insertions, 4 deletions
diff --git a/hw/timer/imx_epit.c b/hw/timer/imx_epit.c
index ec0fa44..2841fba 100644
--- a/hw/timer/imx_epit.c
+++ b/hw/timer/imx_epit.c
@@ -96,13 +96,14 @@ static void imx_epit_set_freq(IMXEPITState *s)
}
}
+/*
+ * This is called both on hardware (device) reset and software reset.
+ */
static void imx_epit_reset(DeviceState *dev)
{
IMXEPITState *s = IMX_EPIT(dev);
- /*
- * Soft reset doesn't touch some bits; hard reset clears them
- */
+ /* Soft reset doesn't touch some bits; hard reset clears them */
s->cr &= (CR_EN|CR_ENMOD|CR_STOPEN|CR_DOZEN|CR_WAITEN|CR_DBGEN);
s->sr = 0;
s->lr = EPIT_TIMER_MAX;
@@ -214,6 +215,7 @@ static void imx_epit_write(void *opaque, hwaddr offset, uint64_t value,
ptimer_transaction_begin(s->timer_cmp);
ptimer_transaction_begin(s->timer_reload);
+ /* Update the frequency. Has been done already in case of a reset. */
if (!(s->cr & CR_SWR)) {
imx_epit_set_freq(s);
}
@@ -254,7 +256,7 @@ static void imx_epit_write(void *opaque, hwaddr offset, uint64_t value,
break;
case 1: /* SR - ACK*/
- /* writing 1 to OCIF clear the OCIF bit */
+ /* writing 1 to OCIF clears the OCIF bit */
if (value & 0x01) {
s->sr = 0;
imx_epit_update_int(s);
@@ -352,8 +354,18 @@ static void imx_epit_realize(DeviceState *dev, Error **errp)
0x00001000);
sysbus_init_mmio(sbd, &s->iomem);
+ /*
+ * The reload timer keeps running when the peripheral is enabled. It is a
+ * kind of wall clock that does not generate any interrupts. The callback
+ * needs to be provided, but it does nothing as the ptimer already supports
+ * all necessary reloading functionality.
+ */
s->timer_reload = ptimer_init(imx_epit_reload, s, PTIMER_POLICY_LEGACY);
+ /*
+ * The compare timer is running only when the peripheral configuration is
+ * in a state that will generate compare interrupts.
+ */
s->timer_cmp = ptimer_init(imx_epit_cmp, s, PTIMER_POLICY_LEGACY);
}