diff options
| author | BALATON Zoltan <balaton@eik.bme.hu> | 2022-09-24 14:27:53 +0200 |
|---|---|---|
| committer | Daniel Henrique Barboza <danielhb413@gmail.com> | 2022-10-17 16:15:09 -0300 |
| commit | 734c44ea13272c3b3d5cd9345cc4df7ce9bd30b3 (patch) | |
| tree | 877ec96981a5681268063c7af9cf7994dcb03edc /hw/ppc/ppc440_uc.c | |
| parent | 68b9a2e38d7183f64dddc5faec9a16c70a4f095c (diff) | |
| download | qemu-734c44ea13272c3b3d5cd9345cc4df7ce9bd30b3.zip qemu-734c44ea13272c3b3d5cd9345cc4df7ce9bd30b3.tar.gz qemu-734c44ea13272c3b3d5cd9345cc4df7ce9bd30b3.tar.bz2 | |
ppc4xx: Use Ppc4xxSdramBank in ppc4xx_sdram_banks()
Change ppc4xx_sdram_banks() to take one Ppc4xxSdramBank array instead
of the separate arrays and adjust ppc4xx_sdram_init() and
ppc440_sdram_init() accordingly as well as machines using these.
Signed-off-by: BALATON Zoltan <balaton@eik.bme.hu>
Reviewed-by: Cédric Le Goater <clg@kaod.org>
Message-Id: <e3a1fea51f29779fd6a61be90a29c684f3299544.1664021647.git.balaton@eik.bme.hu>
Signed-off-by: Daniel Henrique Barboza <danielhb413@gmail.com>
Diffstat (limited to 'hw/ppc/ppc440_uc.c')
| -rw-r--r-- | hw/ppc/ppc440_uc.c | 9 |
1 files changed, 4 insertions, 5 deletions
diff --git a/hw/ppc/ppc440_uc.c b/hw/ppc/ppc440_uc.c index db33334..8eae4ad 100644 --- a/hw/ppc/ppc440_uc.c +++ b/hw/ppc/ppc440_uc.c @@ -692,8 +692,7 @@ static void sdram_reset(void *opaque) } void ppc440_sdram_init(CPUPPCState *env, int nbanks, - MemoryRegion *ram_memories, - hwaddr *ram_bases, hwaddr *ram_sizes, + Ppc4xxSdramBank *ram_banks, int do_init) { ppc440_sdram_t *sdram; @@ -702,9 +701,9 @@ void ppc440_sdram_init(CPUPPCState *env, int nbanks, sdram = g_malloc0(sizeof(*sdram)); sdram->nbanks = nbanks; for (i = 0; i < nbanks; i++) { - sdram->bank[i].ram = ram_memories[i]; - sdram->bank[i].base = ram_bases[i]; - sdram->bank[i].size = ram_sizes[i]; + sdram->bank[i].ram = ram_banks[i].ram; + sdram->bank[i].base = ram_banks[i].base; + sdram->bank[i].size = ram_banks[i].size; } qemu_register_reset(&sdram_reset, sdram); ppc_dcr_register(env, SDRAM0_CFGADDR, |