diff options
| author | Philippe Mathieu-Daudé <philmd@linaro.org> | 2023-02-09 13:15:16 +0100 |
|---|---|---|
| committer | Philippe Mathieu-Daudé <philmd@linaro.org> | 2023-02-27 22:29:01 +0100 |
| commit | 08d8bf4fe34b2731948ced89bf0aa80fe31f85fe (patch) | |
| tree | 26bc51f7fcb9a5f6623e0b7eb78b8780833d02a0 /hw/isa/i82378.c | |
| parent | 78827d5f7b63111c67c38c009c0708f7f956369d (diff) | |
| download | qemu-08d8bf4fe34b2731948ced89bf0aa80fe31f85fe.zip qemu-08d8bf4fe34b2731948ced89bf0aa80fe31f85fe.tar.gz qemu-08d8bf4fe34b2731948ced89bf0aa80fe31f85fe.tar.bz2 | |
hw/isa/i82378: Rename output IRQ as 'cpu_intr'
Commit a04ff94097 ("prep: Add i82378 PCI-to-ISA bridge
emulation") aimed to model the 2 output IRQs: CPU intr
and NMI. Commit 5039d6e235 ("i8257: remove cpu_request_exit
irq") removed the NMI IRQ.
Since this model only use the CPU interrupt, replace the
'out[2]' array by a single 'cpu_intr'.
Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-Id: <20230210163744.32182-3-philmd@linaro.org>
Diffstat (limited to 'hw/isa/i82378.c')
| -rw-r--r-- | hw/isa/i82378.c | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/hw/isa/i82378.c b/hw/isa/i82378.c index e3322e0..84ce761 100644 --- a/hw/isa/i82378.c +++ b/hw/isa/i82378.c @@ -32,7 +32,7 @@ OBJECT_DECLARE_SIMPLE_TYPE(I82378State, I82378) struct I82378State { PCIDevice parent_obj; - qemu_irq out[2]; + qemu_irq cpu_intr; qemu_irq *i8259; MemoryRegion io; }; @@ -50,7 +50,7 @@ static const VMStateDescription vmstate_i82378 = { static void i82378_request_out0_irq(void *opaque, int irq, int level) { I82378State *s = opaque; - qemu_set_irq(s->out[0], level); + qemu_set_irq(s->cpu_intr, level); } static void i82378_request_pic_irq(void *opaque, int irq, int level) @@ -113,7 +113,7 @@ static void i82378_init(Object *obj) DeviceState *dev = DEVICE(obj); I82378State *s = I82378(obj); - qdev_init_gpio_out(dev, s->out, 1); + qdev_init_gpio_out(dev, &s->cpu_intr, 1); qdev_init_gpio_in(dev, i82378_request_pic_irq, 16); } |