aboutsummaryrefslogtreecommitdiff
path: root/hw/cxl/cxl-mailbox-utils.c
diff options
context:
space:
mode:
authorJonathan Cameron <Jonathan.Cameron@huawei.com>2023-03-02 13:37:07 +0000
committerMichael S. Tsirkin <mst@redhat.com>2023-03-07 12:39:00 -0500
commitcb4e642cfa1e6db59448978ba4c00c6f1c4fb8bd (patch)
treeabaf3710c9fc3dda245d364669ea1dbcd11e8d1d /hw/cxl/cxl-mailbox-utils.c
parent6be947bdfcaca6e87ee93a76b2ab2c5536b3b8a6 (diff)
downloadqemu-cb4e642cfa1e6db59448978ba4c00c6f1c4fb8bd.zip
qemu-cb4e642cfa1e6db59448978ba4c00c6f1c4fb8bd.tar.gz
qemu-cb4e642cfa1e6db59448978ba4c00c6f1c4fb8bd.tar.bz2
hw/cxl: Fix endian issues in CXL RAS capability defaults / masks
As these are about to be modified, fix the endian handle for this set of registers rather than making it worse. Note that CXL is currently only supported in QEMU on x86 (arm64 patches out of tree) so we aren't going to yet hit an problems with big endian. However it is good to avoid making things worse for that support in the future. Reviewed-by: Dave Jiang <dave.jiang@intel.com> Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org> Signed-off-by: Jonathan Cameron <Jonathan.Cameron@huawei.com> Message-Id: <20230302133709.30373-7-Jonathan.Cameron@huawei.com> Reviewed-by: Michael S. Tsirkin <mst@redhat.com> Signed-off-by: Michael S. Tsirkin <mst@redhat.com> Reviewed-by: Fan Ni <fan.ni@samsung.com>
Diffstat (limited to 'hw/cxl/cxl-mailbox-utils.c')
0 files changed, 0 insertions, 0 deletions