aboutsummaryrefslogtreecommitdiff
path: root/gdb-xml/riscv-64bit-fpu.xml
diff options
context:
space:
mode:
authorBin Meng <bin.meng@windriver.com>2021-01-09 22:36:37 +0800
committerAlistair Francis <alistair.francis@wdc.com>2021-01-16 10:57:21 -0800
commit1eaada8ae15f10f7a7f1e2505bd77dbb11a8be85 (patch)
tree42425a146cce4a479c17d9e035d22b545bd82269 /gdb-xml/riscv-64bit-fpu.xml
parentd102f19a2085ac931cb998e6153b73248cca49f1 (diff)
downloadqemu-1eaada8ae15f10f7a7f1e2505bd77dbb11a8be85.zip
qemu-1eaada8ae15f10f7a7f1e2505bd77dbb11a8be85.tar.gz
qemu-1eaada8ae15f10f7a7f1e2505bd77dbb11a8be85.tar.bz2
hw/riscv: sifive_u: Use SIFIVE_U_CPU for mc->default_cpu_type
SIFIVE_U_CPU is conditionally set to SIFIVE_U34 or SIFIVE_U54, hence there is no need to use #idef to set the mc->default_cpu_type. Signed-off-by: Bin Meng <bin.meng@windriver.com> Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Message-id: 20210109143637.29645-1-bmeng.cn@gmail.com Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Diffstat (limited to 'gdb-xml/riscv-64bit-fpu.xml')
0 files changed, 0 insertions, 0 deletions