diff options
author | Peter Maydell <peter.maydell@linaro.org> | 2023-09-21 19:54:45 +0100 |
---|---|---|
committer | Peter Maydell <peter.maydell@linaro.org> | 2023-10-19 14:32:13 +0100 |
commit | 3d80bbf1f619ad1a0db85bb385ce4f5f74e4b0a3 (patch) | |
tree | f5810614b5970cea016926b91fafb3b5e591478f /docs/system | |
parent | 4cdd146d8bb72117b10ff22afe3a730dc4df4913 (diff) | |
download | qemu-3d80bbf1f619ad1a0db85bb385ce4f5f74e4b0a3.zip qemu-3d80bbf1f619ad1a0db85bb385ce4f5f74e4b0a3.tar.gz qemu-3d80bbf1f619ad1a0db85bb385ce4f5f74e4b0a3.tar.bz2 |
target/arm: Implement FEAT_HPMN0
FEAT_HPMN0 is a small feature which defines that it is valid for
MDCR_EL2.HPMN to be set to 0, meaning "no PMU event counters provided
to an EL1 guest" (previously this setting was reserved). QEMU's
implementation almost gets HPMN == 0 right, but we need to fix
one check in pmevcntr_is_64_bit(). That is enough for us to
advertise the feature in the 'max' CPU.
(We don't need to make the behaviour conditional on feature
presence, because the FEAT_HPMN0 behaviour is within the range
of permitted UNPREDICTABLE behaviour for a non-FEAT_HPMN0
implementation.)
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20230921185445.3339214-1-peter.maydell@linaro.org
Diffstat (limited to 'docs/system')
-rw-r--r-- | docs/system/arm/emulation.rst | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/docs/system/arm/emulation.rst b/docs/system/arm/emulation.rst index 965cbf8..47fd648 100644 --- a/docs/system/arm/emulation.rst +++ b/docs/system/arm/emulation.rst @@ -46,6 +46,7 @@ the following architecture extensions: - FEAT_HCX (Support for the HCRX_EL2 register) - FEAT_HPDS (Hierarchical permission disables) - FEAT_HPDS2 (Translation table page-based hardware attributes) +- FEAT_HPMN0 (Setting of MDCR_EL2.HPMN to zero) - FEAT_I8MM (AArch64 Int8 matrix multiplication instructions) - FEAT_IDST (ID space trap handling) - FEAT_IESB (Implicit error synchronization event) |