aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorhiroyuki.obinata <hiroyuki.obinata@gmail.com>2019-10-30 09:23:18 +0900
committerPalmer Dabbelt <palmer@dabbelt.com>2019-11-14 09:53:28 -0800
commitf480f6e8c5ca9a27c046e3a273a4693d2475bdc2 (patch)
tree6320c7570733dc304d4b040f400ea7421c6bbf3a
parentaa464db69b40b4b695be31085e6d2f1e90956c89 (diff)
downloadqemu-f480f6e8c5ca9a27c046e3a273a4693d2475bdc2.zip
qemu-f480f6e8c5ca9a27c046e3a273a4693d2475bdc2.tar.gz
qemu-f480f6e8c5ca9a27c046e3a273a4693d2475bdc2.tar.bz2
remove unnecessary ifdef TARGET_RISCV64
Signed-off-by: Hiroyuki Obinata <hiroyuki.obinata@gmail.com> Signed-off-by: Palmer Dabbelt <palmer@sifive.com>
-rw-r--r--target/riscv/translate.c4
1 files changed, 1 insertions, 3 deletions
diff --git a/target/riscv/translate.c b/target/riscv/translate.c
index b26533d..ab6a891 100644
--- a/target/riscv/translate.c
+++ b/target/riscv/translate.c
@@ -64,12 +64,10 @@ static const int tcg_memop_lookup[8] = {
[0] = MO_SB,
[1] = MO_TESW,
[2] = MO_TESL,
+ [3] = MO_TEQ,
[4] = MO_UB,
[5] = MO_TEUW,
-#ifdef TARGET_RISCV64
- [3] = MO_TEQ,
[6] = MO_TEUL,
-#endif
};
#endif