diff options
| author | Richard Henderson <richard.henderson@linaro.org> | 2023-04-18 19:12:13 +0200 |
|---|---|---|
| committer | Richard Henderson <richard.henderson@linaro.org> | 2023-05-16 16:30:29 -0700 |
| commit | 7658a6cf567b66b1c118292da2c81789dc0643e7 (patch) | |
| tree | 4b55abdf81bb1f6b7f145c2bfb08434eba026113 | |
| parent | 3e3d994276058db45dae3998f7fc21608c65fcc4 (diff) | |
| download | qemu-7658a6cf567b66b1c118292da2c81789dc0643e7.zip qemu-7658a6cf567b66b1c118292da2c81789dc0643e7.tar.gz qemu-7658a6cf567b66b1c118292da2c81789dc0643e7.tar.bz2 | |
tcg/loongarch64: Use atom_and_align_for_opc
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
| -rw-r--r-- | tcg/loongarch64/tcg-target.c.inc | 6 |
1 files changed, 5 insertions, 1 deletions
diff --git a/tcg/loongarch64/tcg-target.c.inc b/tcg/loongarch64/tcg-target.c.inc index d26174d..07d35f9 100644 --- a/tcg/loongarch64/tcg-target.c.inc +++ b/tcg/loongarch64/tcg-target.c.inc @@ -826,6 +826,7 @@ static bool tcg_out_qemu_st_slow_path(TCGContext *s, TCGLabelQemuLdst *l) typedef struct { TCGReg base; TCGReg index; + TCGAtomAlign aa; } HostAddress; bool tcg_target_has_memory_bswap(MemOp memop) @@ -845,7 +846,10 @@ static TCGLabelQemuLdst *prepare_host_addr(TCGContext *s, HostAddress *h, { TCGLabelQemuLdst *ldst = NULL; MemOp opc = get_memop(oi); - unsigned a_bits = get_alignment_bits(opc); + MemOp a_bits; + + h->aa = atom_and_align_for_opc(s, opc, MO_ATOM_IFALIGN, false); + a_bits = h->aa.align; #ifdef CONFIG_SOFTMMU unsigned s_bits = opc & MO_SIZE; |