aboutsummaryrefslogtreecommitdiff
path: root/pk/riscv-opc.h
AgeCommit message (Expand)AuthorFilesLines
2011-05-15[opcodes,pk,sim,xcc] resolve a conflictYunsup Lee1-7/+11
2011-05-15[libs,opcodes,pk,sim,xcc] add mov*,fmov*, shuffle vec instsYunsup Lee1-174/+180
2011-05-13tweaked encoding of rdcycle & cousinsAndrew Waterman1-7/+13
2011-04-24[xcc,sim,opcodes] added c.addiwAndrew Waterman1-0/+2
2011-04-24[xcc,sim,opcodes] added more RVC instructionsAndrew Waterman1-2/+40
2011-04-18[xcc,sim,opcodes] added rvc conditional branchesAndrew Waterman1-0/+4
2011-04-12[xcc,pk,sim] added privileged cflush instructionAndrew Waterman1-0/+2
2011-04-12[xcc,sim] rvc loads and storesAndrew Waterman1-0/+16
2011-04-11[xcc,sim,opcodes] more rvc instructions and bug fixesAndrew Waterman1-0/+4
2011-04-09[xcc, sim] added rvc insn c.li; misc fixesAndrew Waterman1-0/+2
2011-04-09[xcc,pk,sim,opcodes] added first RVC instructionAndrew Waterman1-4/+4
2011-04-06[opcodes,pk,sim,xcc] fix utidx - add rdYunsup Lee1-1/+1
2011-04-05[opcodes,pk,sim,xcc] fix vector mem instruction format, add vector seg mem in...Yunsup Lee1-38/+110
2011-04-04[opcodes,pk,sim,xcc] add leftover vector instructions (vf, etc.)Yunsup Lee1-0/+10
2011-04-04[opcodes,pk,sim,xcc] add vector mem instructionsYunsup Lee1-0/+60
2011-04-04[opcodes,pk,sim,xcc] add stop,utidx instructionsYunsup Lee1-2/+6
2011-04-04[opcodes,pk,sim,xcc] add fence instructions for vector unitYunsup Lee1-0/+8
2011-03-25[opcodes] minor opcode changesAndrew Waterman1-17/+17
2011-03-25[sim,pk,xcc,opcodes] removed fminmag/fmaxmagAndrew Waterman1-8/+0
2011-03-25[xcc,pk,opcodes,sim] updated encoding/insn namesAndrew Waterman1-37/+55
2011-02-15[xcc,opcodes,pk,sim] krste's re-renaming spreeAndrew Waterman1-90/+90
2011-02-15[xcc,sim,opcodes] removed mtflh/mffl/mffhAndrew Waterman1-6/+0
2011-02-02[sim,xcc,opcodes] added back mtflh.dAndrew Waterman1-1/+3
2011-02-02[opcodes,pk,sim,xcc] synci now bombs whole icacheAndrew Waterman1-2/+2
2011-02-01[xcc,opcodes,pk,sim] cleanup to FP ISAAndrew Waterman1-28/+26
2011-01-25[sim,opcodes] add mulhsu instructionAndrew Waterman1-1/+3
2011-01-25[opcodes,pk,sim,xcc] great renumbering of 2011, part deuxAndrew Waterman1-155/+151
2011-01-20[sim, pk, xcc, opcodes] great instruction renaming of 2011Andrew Waterman1-167/+171
2011-01-18[opcodes, sim, xcc] made *w insns illegal in RV32Andrew Waterman1-4/+0
2011-01-17[opcodes, pk, sim, xcc] removed nor, normalized macros to addiAndrew Waterman1-2/+0
2011-01-03[opcodes,pk,sim,xcc] flip fields to favor little endianYunsup Lee1-301/+301
2010-11-21[opcodes, pk, sim, xcc] Tweaked FP encodingAndrew Waterman1-93/+43
2010-11-21[opcodes] generate latex and verilog correctlyAndrew Waterman1-9/+9
2010-11-21[xcc, sim, pk, opcodes] new instruction encoding!Andrew Waterman1-334/+332
2010-11-21[opcodes, pk, sim, xcc] made jumps shorter and PC-relativeAndrew Waterman1-3/+3
2010-10-25[sim,xcc,pk,opcodes] static rounding modes for FP insnsAndrew Waterman1-30/+80
2010-10-15[pk, sim] added FPU emulation support to proxy kernelAndrew Waterman1-0/+309