aboutsummaryrefslogtreecommitdiff
path: root/pk/pcr.h
diff options
context:
space:
mode:
Diffstat (limited to 'pk/pcr.h')
-rw-r--r--pk/pcr.h84
1 files changed, 0 insertions, 84 deletions
diff --git a/pk/pcr.h b/pk/pcr.h
deleted file mode 100644
index b463a16..0000000
--- a/pk/pcr.h
+++ /dev/null
@@ -1,84 +0,0 @@
-#ifndef _RISCV_COP0_H
-#define _RISCV_COP0_H
-
-#include "config.h"
-
-#define SR_ET 0x0000000000000001
-#define SR_EF 0x0000000000000002
-#define SR_EV 0x0000000000000004
-#define SR_EC 0x0000000000000008
-#define SR_PS 0x0000000000000010
-#define SR_S 0x0000000000000020
-#define SR_UX 0x0000000000000040
-#define SR_SX 0x0000000000000080
-#define SR_IM 0x000000000000FF00
-
-#define PCR_SR 0
-#define PCR_EPC 1
-#define PCR_BADVADDR 2
-#define PCR_EVEC 3
-#define PCR_COUNT 4
-#define PCR_COMPARE 5
-#define PCR_CAUSE 6
-#define PCR_MEMSIZE 8
-#define PCR_TOHOST 16
-#define PCR_FROMHOST 17
-#define PCR_CONSOLE 18
-#define PCR_K0 24
-#define PCR_K1 25
-
-#define CR_FSR 0
-#define CR_TID 29
-
-#define MEMSIZE_SHIFT 12
-
-#define TIMER_PERIOD 0x1000
-#define TIMER_IRQ 7
-
-#define CAUSE_EXCCODE 0x000000FF
-#define CAUSE_IP 0x0000FF00
-#define CAUSE_EXCCODE_SHIFT 0
-#define CAUSE_IP_SHIFT 8
-
-#define CAUSE_MISALIGNED_FETCH 0
-#define CAUSE_FAULT_FETCH 1
-#define CAUSE_ILLEGAL_INSTRUCTION 2
-#define CAUSE_PRIVILEGED_INSTRUCTION 3
-#define CAUSE_FP_DISABLED 4
-#define CAUSE_INTERRUPT 5
-#define CAUSE_SYSCALL 6
-#define CAUSE_BREAKPOINT 7
-#define CAUSE_MISALIGNED_LOAD 8
-#define CAUSE_MISALIGNED_STORE 9
-#define CAUSE_FAULT_LOAD 10
-#define CAUSE_FAULT_STORE 11
-#define CAUSE_VECTOR_DISABLED 12
-#define CAUSE_VECTOR_BANK 13
-#define CAUSE_VECTOR_ILLEGAL_INSTRUCTION 14
-#define NUM_CAUSES 15
-
-#define ASM_CR(r) _ASM_CR(r)
-#define _ASM_CR(r) $cr##r
-
-#ifndef __ASSEMBLER__
-
-#define mtpcr(reg,val) ({ long __tmp = (long)(val); \
- asm volatile ("mtpcr %0,$cr%1"::"r"(__tmp),"i"(reg)); })
-
-#define mfpcr(reg) ({ long __tmp; \
- asm volatile ("mfpcr %0,$cr%1" : "=r"(__tmp) : "i"(reg)); \
- __tmp; })
-
-#define mtcr(reg,val) ({ long __tmp = (long)(val); \
- asm volatile ("mtcr %0,$cr%1"::"r"(__tmp),"i"(reg)); })
-
-#define mfcr(reg) ({ long __tmp; \
- asm volatile ("mfcr %0,$cr%1" : "=r"(__tmp) : "i"(reg)); \
- __tmp; })
-
-#define irq_disable() asm volatile("di")
-#define irq_enable() asm volatile("ei")
-
-#endif
-
-#endif