aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/TargetParser/TargetParser.cpp
AgeCommit message (Expand)AuthorFilesLines
2026-01-13[AMDGPU]Add specific instruction feature for multicast load (#175503)Shoreshen1-0/+1
2025-12-10[AMDGPU] Add s_wakeup_barrier instruction for gfx1250 (#170501)Mirko Brkušanin1-0/+1
2025-11-19[AMDGPU] Adding instruction specific features (#167809)Shoreshen1-1/+51
2025-11-06[ASan] Skip explicit check of 'xnack' feature for gfx1250 && gfx1251. (#166754)Amit Kumar Pandey1-2/+2
2025-10-22[AMDGPU] Add intrinsics for v_[pk]_add_{min|max}_* instructions (#164731)Stanislav Mekhanoshin1-0/+2
2025-10-06[NFC] Change spelling of cluster feature to "clusters" (#162103)Shilei Tian1-1/+1
2025-10-06[AMDGPU] Make cluster a target feature (#162040)Shilei Tian1-0/+1
2025-09-17[AMDGPU] Add gfx1251 subtarget (#159430)Stanislav Mekhanoshin1-0/+3
2025-09-16[AMDGPU] Add missing bf16-pk-insts feature to gfx1250 (#159167)Stanislav Mekhanoshin1-0/+1
2025-08-27[AMDGPU] More radical feature initialization refactoring (#155222)Stanislav Mekhanoshin1-310/+323
2025-08-27[AMDGPU] Refactor insertWaveSizeFeature (#154850)Stanislav Mekhanoshin1-49/+22
2025-08-05[Clang][AMDGPU] Add builtins for some buffer resource atomics (#149216)zGoldthorpe1-1/+17
2025-08-05[AMDGCNSPIRV][NFC] Add missing target features to AMDGCNSPIRV (#152057)Alex Voicu1-4/+13
2025-08-01[AMDGPU] gfx1250 v_perm_pk16_* instructions (#151773)Stanislav Mekhanoshin1-0/+1
2025-07-30[AMDGPU] Add gfx1250 v_cvt_sr_pk_bf16_f32 instruction (#151385)Stanislav Mekhanoshin1-0/+1
2025-07-24[AMDGPU] gfx1250 vmem prefetch target intrinsics and builtins (#150466)Stanislav Mekhanoshin1-0/+1
2025-07-17[AMDGPU] Add support for `v_tanh_f32` on gfx1250 (#149360)Shilei Tian1-0/+1
2025-07-14[AMDGPU] Add support for `v_tanh_bf16` on gfx1250 (#147425)Shilei Tian1-0/+1
2025-07-08[AMDGPU] Add support for `v_cvt_f32_fp8` on gfx1250 (#147579)Shilei Tian1-0/+1
2025-06-26AMDGPU: Add MC layer support for load transpose instructions for gfx1250 (#14...Changpeng Fang1-0/+1
2025-06-19[AMDGPU] Initial support for gfx1250 target. (#144965)Stanislav Mekhanoshin1-0/+30
2025-06-19Fix bazel build after #144594, mark variable as potentially unused (#144910)Karlo Basioli1-1/+1
2025-06-19[Reland] [PowerPC] frontend get target feature from backend with cpu name (#1...zhijian lin1-0/+47
2025-06-12Revert " [PowerPC] frontend get target feature from backend with cpu name (#1...Reid Kleckner1-47/+0
2025-06-12 [PowerPC] frontend get target feature from backend with cpu name (#137670)zhijian lin1-0/+47
2025-04-11[AMDGPU] vmem-to-lds-load-insts incoherence between TargetParser and AMDGPU.t...Juan Manuel Martinez Caamaño1-1/+1
2025-04-02[AMDGPU] Use a target feature to enable __builtin_amdgcn_global_load_lds on g...Juan Manuel Martinez Caamaño1-0/+5
2025-02-19[AMDGPU] Replace gfx940 and gfx941 with gfx942 in llvm (#126763)Fabian Ritter1-6/+0
2025-01-20[NFC][AMDGPU] Clean-up feature parsing for AMDGCNSPIRV. (#123519)Alex Voicu1-10/+26
2024-11-26AMDGPU: Builtin & CodeGen support for v_cvt_sr_{bf16|f16}_f32 instructions (#...Matt Arsenault1-0/+1
2024-11-26AMDGPU: Add builtins & codegen support for bitop3_b{16|32} of gfx950. (#117823)Matt Arsenault1-0/+1
2024-11-26AMDGPU: Builtin & CodeGen support for v_cvt_scalef32_pk32_f32_[fp|bf]6 for gf...Matt Arsenault1-0/+1
2024-11-26AMDGPU: Builtins & Codegen support for v_cvt_scale_fp4<->f32 for gfx950 (#117...Matt Arsenault1-0/+1
2024-11-26AMDGPU: Builtins & Codegen support for: v_cvt_scalef32_[f16|f32]_[bf8|fp8] (#...Matt Arsenault1-0/+2
2024-11-25AMDGPU: Support buffer_atomic_pk_add_bf16 for gfx950 (#117599)Matt Arsenault1-0/+2
2024-11-25AMDGPU: Add support for v_dot2c_f32_bf16 instruction for gfx950 (#117598)Matt Arsenault1-0/+1
2024-11-25AMDGPU: Add support for v_dot2_f32_bf16 instruction for gfx950 (#117597)Matt Arsenault1-0/+3
2024-11-25AMDGPU: Add support for v_ashr_pk_i8/u8_i32 instructions for gfx950 (#117596)Matt Arsenault1-0/+1
2024-11-25AMDGPU: Support v_cvt_scalef32_pk32_{bf|f}6_{bf|fp}16 for gfx950 (#117592)Matt Arsenault1-0/+1
2024-11-22AMDGPU: Add v_permlane16_swap_b32 and v_permlane32_swap_b32 for gfx950 (#117260)Matt Arsenault1-0/+2
2024-11-18AMDGPU: Add v_prng_b32 instruction for gfx950 (#116310)Matt Arsenault1-0/+1
2024-11-18AMDGPU: Add gfx950 subtarget definitions (#116307)Matt Arsenault1-2/+9
2024-11-12[AMDGPU] Introduce a new generic target `gfx9-4-generic` (#115190)Shilei Tian1-1/+7
2024-10-23[AMDGPU] Add a new target for gfx1153 (#113138)Carl Ritson1-0/+4
2024-07-09[AMDGPU] Report error in clang if wave32 is requested where unsupported (#97633)Stanislav Mekhanoshin1-9/+10
2024-06-07[clang][SPIR-V] Add support for AMDGCN flavoured SPIRV (#89796)Alex Voicu1-1/+41
2024-06-06[AMDGPU] Add a new target gfx1152 (#94534)Shilei Tian1-0/+4
2024-05-31AMDGPU: Add gfx12-generic target (#93875)Konstantin Zhuravlyov1-0/+6
2024-03-06AMDGPU: Define a feature for v_dot4_f32_* instructions (#84248)Changpeng Fang1-0/+1
2024-02-14[AMDGPU] Replace '.' with '-' in generic target names (#81718)Pierre van Houtryve1-2/+2
generated by cgit v1.2.3 (git 2.39.1) at 2026-05-17 07:51:13 +0000