aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Target/ARM
AgeCommit message (Expand)AuthorFilesLines
2026-01-13[CodeGen][InlineSpiller] Add SubReg argument to loadRegFromStackSlot for subr...Christudasan Devadasan6-6/+6
2026-01-11[TargetLowering] Change the `softPromoteHalfType` default to `true` (#175149)Trevor Gross1-2/+0
2025-12-28[CodeGen] Fix EVT::changeVectorElementType assertion on simple-to-extended fa...Islam Imad1-4/+6
2025-12-19RuntimeLibcalls: Add entries for stack probe functions (#167453)Matt Arsenault2-5/+16
2025-12-16[CodeGen] expand-fp: Change frem expansion criterion (#158285)Frederik Harwath1-3/+3
2025-12-14[ARM] Introduce intrinsics for MVE fp-converts under strict-fp. (#170686)David Green1-9/+11
2025-12-14[ARM] Introduce intrinsics for MVE vcmp under strict-fp. (#169798)David Green1-15/+34
2025-12-14[ARM] Introduce intrinsics for MVE vrnd under strict-fp. (#169797)David Green1-0/+3
2025-12-14[ARM][MVE] Avoid `PHINode::removeIncomingValue()` with `PHINode::setIncomingV...Mingjie Xu1-16/+19
2025-12-13DAG: Make more use of the LibcallImpl overload of getExternalSymbol (#172171)Matt Arsenault1-15/+24
2025-12-11[SCEVExp] Get DL from SE, strip constructor arg (NFC) (#171823)Ramkumar Ramachandra1-2/+1
2025-12-09[ThumbRegisterInfo] Use getSigned() for constant pool loadsNikita Popov1-4/+4
2025-12-08cmse: emit `__acle_se_` symbol for aliases to entry functions (#162109)Folkert de Vries2-0/+32
2025-12-04[TTI] Remove masked/gather-scatter/strided/expand-compress costing from TTIIm...Shih-Po Hung2-7/+23
2025-12-03[CodeGen] Add MO_LaneMask type and a new COPY_LANEMASK instruction (#151944)Vikash Gupta1-0/+1
2025-12-03[TTI] Use MemIntrinsicCostAttributes for getGatherScatterOpCost (#168650)Shih-Po Hung2-9/+13
2025-12-02[NFC] Refactor TargetLowering::getTgtMemIntrinsic to take CallBase parameter ...Robert Imschweiler2-3/+2
2025-12-02[ARM] Introduce intrinsics for MVE minnm/maxnm under strict-fp. (#169795)David Green1-8/+14
2025-12-02Revert "[AArch64][ARM] Move ARM-specific InstCombine transforms into `Transfo...David Green1-14/+0
2025-12-02[AArch64][ARM] Move ARM-specific InstCombine transforms into `Transforms/Util...valadaptive1-0/+14
2025-12-02[Arm] Control forced unrolling of small loops (#170127)Vladi Krapp1-1/+6
2025-12-01[ARM] Disable strict node mutation and use correct lowering for several stric...Erik Enikeev2-32/+40
2025-11-30[ARM] Introduce intrinsics for MVE fma under strict-fp. (#169771)David Green1-0/+12
2025-11-28[ARM] Auto-decode pred operands of Thumb instructions (#156540)Sergei Barannikov6-68/+165
2025-11-27[ARM] Remove Subtarget from ARMAsmPrinter (#168264)David Green4-33/+29
2025-11-26CodeGen: Make all targets override pseudos with pointers (#159881)Matt Arsenault1-0/+8
2025-11-25MC: Remove unneeded parameter `MCAsmBackend *`. NFCFangrui Song1-1/+1
2025-11-25CodeGen: Move libcall lowering configuration to subtarget (#168621)Matt Arsenault3-68/+71
2025-11-25[NVPTX] Lower LLVM masked vector loads and stores to PTX (#159387)Drew Kersnar2-7/+12
2025-11-25[ARM] Introduce intrinsics for MVE add/sub/mul under strict-fp. (#169156)David Green1-11/+22
2025-11-21[ARM] Restore hasSideEffects flag on t2WhileLoopSetup (#168948)Sergei Barannikov1-1/+3
2025-11-19CodeGen: Add subtarget to TargetLoweringBase constructor (#168620)Matt Arsenault1-1/+1
2025-11-19[TTI] Use MemIntrinsicCostAttributes for getMaskedMemoryOpCost (#168029)Shih-Po Hung2-8/+9
2025-11-18[llvm][ARM] Allow MOVT and MOVW on the offset between two labels (#168072)Loïc Yhuel1-1/+1
2025-11-18[ARM] TableGen-erate node descriptions (#168212)Sergei Barannikov11-540/+381
2025-11-18[ARM] Pattern match Low Overhead Loops pseudos (NFC) (#168209)Sergei Barannikov2-43/+24
2025-11-13[CodeGen] Use VirtRegOrUnit where appropriate (NFCI) (#167730)Sergei Barannikov1-3/+3
2025-11-12[ARM] Fix not saving FP when required to in frame-pointer=non-leaf. (#163699)Amara Emerson1-2/+6
2025-11-12[ARM] Prevent stack argument overwrite during tail calls (#166492)David Tellenbach1-1/+36
2025-11-12CodeGen: Remove target hook for terminal rule (#165962)Matt Arsenault1-1/+0
2025-11-12[ARM] Use TargetMachine over Subtarget in ARMAsmPrinter (#166329)David Green3-21/+26
2025-11-11[ARM][BPF][Lanai][MSP430] Use MCRegister::id() to avoid an implicit cast. NFC...Craig Topper1-1/+1
2025-11-11Remove unused <utility> inclusionserge-sans-paille2-2/+0
2025-11-10CodeGen: Remove TRI arguments from stack load/store hooks (#158240)Matt Arsenault6-29/+30
2025-11-10CodeGen: Remove TRI argument from reMaterialize (#158229)Matt Arsenault2-4/+2
2025-11-10CodeGen: Remove TRI argument from getRegClass (#158225)Matt Arsenault5-11/+9
2025-11-10ARM: Remove TRI argument from AddDReg (#158228)Matt Arsenault3-49/+48
2025-11-10CodeGen: Keep reference to TargetRegisterInfo in TargetInstrInfo (#158224)Matt Arsenault8-10/+17
2025-11-10ARM: Enable terminal rule (#165958)Matt Arsenault1-0/+1
2025-11-09[Target] Fix misleading indentation (NFC) (#167206)Kazu Hirata1-5/+5
generated by cgit v1.2.3 (git 2.39.1) at 2026-05-18 07:55:27 +0000