aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Target/AMDGPU/AMDGPUInstructions.td
AgeCommit message (Expand)AuthorFilesLines
2025-12-09AMDGPU: Drop and upgrade llvm.amdgcn.atomic.csub/cond.sub to atomicrmw (#105553)anjenner1-4/+0
2025-12-05[AMDGPU] Make rotr illegal (#166558)Jay Foad1-6/+0
2025-12-05AMDGPU: Add codegen for atomicrmw operations usub_cond and usub_sat (#141068)anjenner1-0/+2
2025-09-04[AMDGPU][gfx1250] Add 128B cooperative atomics (#156418)Pierre van Houtryve1-0/+6
2025-08-21[Target] Remove SoftFail field on targets that don't use it (NFC) (#154659)Sergei Barannikov1-6/+0
2025-08-19[AMDGPU] Add support for store to constant address space (#153835)Shilei Tian1-1/+3
2025-07-31[AMDGPU] Remove `UnsafeFPMath` uses (#151079)paperchalice1-1/+0
2025-06-18AMDGPU: Directly select minimumnum/maximumnum with ieee_mode=0 (#141903)Matt Arsenault1-0/+2
2025-05-22[AMDGPU] Simplify definition of AddrSpaces. NFC. (#141030)Jay Foad1-3/+1
2025-04-28[Targets] Migrate from atomic_load_8/16/32/64 to atomic_load_nonext_8/16/32/6...Craig Topper1-3/+3
2025-04-25[SelectionDAG][Targets] Replace atomic_load_8/atomic_load_16 with atomic_load...Craig Topper1-4/+8
2024-11-21AMDGPU: Define v_mfma_f32_{16x16x128|32x32x64}_f8f6f4 instructions (#116723)Matt Arsenault1-1/+1
2024-10-31AMDGPU/GlobalISel: Handle atomic sextload and zextload (#111721)Matt Arsenault1-4/+17
2024-10-09AMDGPU: Remove flat/global fmin/fmax intrinsics (#105642)Matt Arsenault1-4/+0
2024-08-22AMDGPU: Remove global/flat atomic fadd intrinics (#97051)Matt Arsenault1-5/+0
2024-08-21AMDGPU: Remove flat/global atomic fadd v2bf16 intrinsics (#97050)Matt Arsenault1-2/+0
2024-06-23AMDGPU: Remove ds atomic fadd intrinsics (#95396)Matt Arsenault1-1/+0
2024-06-18AMDGPU: Support local atomicrmw fmin/fmax for float/double (#95590)Matt Arsenault1-0/+2
2024-06-18[AMDGPU][MC] Support UC_VERSION_* constants. (#95618)Ivan Kosarev1-1/+3
2024-06-18AMDGPU: Flat instructions do not have signed offsets gfx7-gfx11 (#95852)Matt Arsenault1-0/+1
2024-06-13DAG: Replace bitwidth with type in suffix in atomic tablegen ops (#94845)Matt Arsenault1-9/+22
2024-05-21[AMDGPU] HasOneUse uses (#92534)jofrn1-16/+6
2024-03-13[AMDGPU] Fix canonicalization of truncated values. (#83054)Harald van Dijk1-3/+21
2024-02-20[AMDGPU][NFC] Extend PredicateControl to support True16 predicates. (#82245)Ivan Kosarev1-22/+0
2024-01-17[AMDGPU][GFX12] Add Atomic cond_sub_u32 (#76224)Mariusz Sikora1-0/+3
2024-01-02[AMDGPU] GFX12 global_atomic_ordered_add_b64 instruction and intrinsic (#76149)Jay Foad1-0/+1
2023-12-15[AMDGPU] CodeGen for GFX12 VFLAT, VSCRATCH and VGLOBAL instructions (#75493)Mirko BrkuĊĦanin1-0/+4
2023-12-13[AMDGPU] Min/max changes for GFX12 (#75214)Piotr Sobczak1-0/+2
2023-11-10[AMDGPU] Fix operand definitions for atomic scalar memory instructions. (#71799)Ivan Kosarev1-0/+14
2023-10-17[AMDGPU][AsmParser] Eliminate custom predicates for named-bit operands. (#69243)Ivan Kosarev1-4/+6
2023-10-11[AMDGPU] Add encoding/decoding support for non-result-returning ATOMIC_CSUB i...Stephen Thomas1-0/+1
2023-08-31SelectionDAG: Swap operands of atomic_storeMatt Arsenault1-10/+9
2023-07-11AMDGPU: Partially fix not respecting dynamic denormal modeMatt Arsenault1-6/+6
2023-07-05[AMDGPU][AsmParser] Simplify the implementation of SWZ operands.Ivan Kosarev1-0/+2
2023-06-15[AMDGPU][AsmParser][NFC] Simplify v_interp-related operand definitions.Ivan Kosarev1-1/+1
2023-06-14[AMDGPU][AsmParser][NFC] Get rid of custom default operand handlers.Ivan Kosarev1-3/+10
2023-06-05AMDGPU: Fold zext into result of v_mad_u16 on high zeroing targetsMatt Arsenault1-0/+6
2023-06-05[AMDGPU][AsmParser][NFC] Specify parser methods directly in operand classes.Ivan Kosarev1-14/+11
2023-06-05[AMDGPU][AsmParser][NFC] Immediate operand classes to derive from custom oper...Ivan Kosarev1-5/+20
2023-03-31Revert "[AMDGPU] Select v_sat_pk_u8_i16"pvanhout1-4/+0
2023-03-30[AMDGPU][AsmParser][NFC] Refine immediate operand definitions.Ivan Kosarev1-18/+13
2023-03-15[AMDGPU] Select v_sat_pk_u8_i16pvanhout1-0/+4
2023-02-28[AMDGPU][NFC] Eliminate the u32imm operand definition.Ivan Kosarev1-4/+0
2023-02-10[RFC][GISel] Add a way to ignore COPY instructions in InstructionSelectorPierre van Houtryve1-1/+4
2023-02-07[AMDGPU] Remove the unused u8imm operand definition.Ivan Kosarev1-4/+0
2023-01-27AMDGPU: Support atomicrmw uinc_wrap/udec_wrapMatt Arsenault1-0/+2
2022-12-12[AMDGPU] Make use of !listremove. NFCI.Jay Foad1-9/+2
2022-12-06[AMDGPU] Handle nnan and fast on the call in fpmed3 patternsJustin Bogner1-0/+19
2022-10-03[AMDGPU] Use V_PERM to match buildvectors when inputs are not canonicalized (...jeff1-0/+7
2022-09-25[AMDGPU] Pattern for flat atomic fadd f64 intrinsic with local addrPetar Avramovic1-0/+17