aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2025-06-18[mlir][Transforms] Dialect Conversion: Do not overwrite mappingusers/matthias-springer/do_not_overwrite_mappingMatthias Springer1-0/+2
2025-06-18[flang][fir] Provide allocation block for `fir.local` when required (#144521)Kareem Ergawy2-0/+37
2025-06-18[RISCV] Support non-power-of-2 types when expanding memcmpPengcheng Wang5-976/+709
2025-06-18[LoopVectorize] Vectorize fixed-order recurrence with vscale x 1. (#142772)Mel Chen4-42/+130
2025-06-18[libc][printf] Fix out-of-range shift in float320 printf (#144542)Simon Tatham1-1/+4
2025-06-18Revert "[GlobalISel] prevent G_UNMERGE_VALUES for vectors with different elem...Robert Imschweiler2-59/+1
2025-06-18[DAG] Implement SDPatternMatch `m_Abs()` matcher (#144512)Rajveer Singh Bharadwaj3-9/+11
2025-06-18Reland [Driver] Add support for GCC installation detection in Baremetal toolc...Garvit Gupta32-64/+418
2025-06-18[PhaseOrdering][X86] Copy FMUL+ADDSUB/FMADDSUB build vector patterns from cod...Simon Pilgrim1-0/+720
2025-06-18[X86] combineAndNotIntoANDNP - pull out repeated SDLoc(). NFC.Simon Pilgrim1-3/+4
2025-06-18[X86] combineAndNotOrIntoAndNotAnd - pull out repeated SDLoc(). NFC.Simon Pilgrim1-6/+4
2025-06-18[X86] combineAndMaskToShift - pull out repeated SDLoc(). NFC.Simon Pilgrim1-4/+3
2025-06-18[GlobalISel] prevent G_UNMERGE_VALUES for vectors with different elements (#1...Robert Imschweiler2-1/+59
2025-06-18[MSan] Fix wrong unpoison size in SignalAction (#144071)Kunqiu Chen1-1/+1
2025-06-18[mlir][emitc] Make CExpression trait into interface (#142771)Kirill Chibisov10-82/+159
2025-06-17[SelectionDAG][RISCV] Fold (add (vscale * C0), (vscale * C1)) to (vscale * (C...Craig Topper14-810/+682
2025-06-18PowerPC: Fix using long double libm functions for f128 intrinsics (#144382)Matt Arsenault2-100/+91
2025-06-18PowerPC: Add baseline tests for more f128 libcall handling (#144381)Matt Arsenault1-0/+445
2025-06-17[RISCV] Pre-test for #144461Liao Chunyu1-2/+24
2025-06-18[RISCV] Add patterns for generating QC_CTO and QC_CLO (#144532)Sudharsan Veeravalli2-0/+963
2025-06-17[lldb][Minidump Parser] Implement a range data vector for minidump memory ran...Jacob Lalonde2-38/+55
2025-06-18[RISCV] Add Andes XAndesVBFHCvt (Andes Vector BFLOAT16 Conversion) extension ...Jim Lin11-2/+88
2025-06-17LowerTypeTests: Use jump table entry type as value type of jump table alias.Peter Collingbourne10-28/+29
2025-06-18[AMDGPU] Support D16 folding for image.sample with multiple extractelement an...Harrison Hao2-0/+178
2025-06-17[MLIR][XeGPU] Clean up xegpu op tests (#144592)Jianhui Li7-381/+275
2025-06-17[lldb] Re-insert code to search for a binary by filepath if providedJason Molenda1-0/+2
2025-06-18github: Add mips backend to PR autolabeler (#140909)Matt Arsenault1-0/+4
2025-06-17[llvm] minor fixes for clang-cl Windows DLL build (#144386)Andrew Rogers4-8/+22
2025-06-18Added clarifying comment to 'LLVMLinkInMCJIT' and 'LLVMLinkInInterpreter' (#9...Minding1-0/+8
2025-06-17[ElimAvailExtern] Add an option to allow to convert global variables in a spe...Shilei Tian2-4/+53
2025-06-18[Xtensa] Implement Xtensa Interrupt/Exception/Debug Options. (#143820)Andrei Safronov24-23/+1438
2025-06-17[clang] Remove separate evaluation step for static class member init. (#142713)Eli Friedman6-43/+67
2025-06-17[gn build] Port 628274dadf92Arthur Eubanks1-0/+1
2025-06-17[gn build] Manually port 556e69b7Arthur Eubanks1-0/+1
2025-06-17[gn build] Port 9ec75a50bc48Arthur Eubanks1-1/+0
2025-06-17[gn build] Port 9e0186d925f0Arthur Eubanks1-0/+1
2025-06-17[NFC] Extract Printing portions of DWARFCFIProgram to new files (#143762)Sterling-Augustine7-133/+184
2025-06-18AMDGPU: Report special input intrinsics as free (#141948)Matt Arsenault2-29/+50
2025-06-17[RISCV] Set the exact flag on the SRL created for converting vscale to a read...Craig Topper11-199/+179
2025-06-18AMDGPU: Add baseline cost model tests for special argument intrinsics (#141947)Matt Arsenault1-0/+202
2025-06-18AMDGPU: Cost model for minimumnum/maximumnum (#141946)Matt Arsenault4-528/+695
2025-06-17[mlir][flang] Added Weighted[Region]BranchOpInterface's. (#142079)Slava Zakharin23-135/+461
2025-06-18AMDGPU: Move fpenvIEEEMode into TTI (#141945)Matt Arsenault3-25/+27
2025-06-17[llvm] Lower latency bonus threshold in function specialization. (#143954)Slava Zakharin1-1/+1
2025-06-18AMDGPU: Reduce cost of f64 copysign (#141944)Matt Arsenault2-21/+23
2025-06-18AMDGPU: Fix cost model for 16-bit operations on gfx8 (#141943)Matt Arsenault4-32/+34
2025-06-17Revert "[lldb-dap] Refactoring DebugCommunication to improve test consistency...John Harrison7-590/+397
2025-06-17[HLSL][RootSignature] Implement serialization of remaining Root Elements (#14...Finn Plummer3-1/+269
2025-06-18AMDGPU: Add cost model tests for minimumnum/maximumnum (#141904)Matt Arsenault2-0/+904
2025-06-17Revert "[libc++] Remove trailing newline from _LIBCPP_ASSERTION_HANDLER calls...Daniel Thornburgh3-6/+3
generated by cgit v1.1 at 2025-09-20 07:43:10 +0000