aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/TargetParser/ARMTargetParser.cpp
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/lib/TargetParser/ARMTargetParser.cpp')
-rw-r--r--llvm/lib/TargetParser/ARMTargetParser.cpp9
1 files changed, 4 insertions, 5 deletions
diff --git a/llvm/lib/TargetParser/ARMTargetParser.cpp b/llvm/lib/TargetParser/ARMTargetParser.cpp
index 9bcfa6c..8f97537 100644
--- a/llvm/lib/TargetParser/ARMTargetParser.cpp
+++ b/llvm/lib/TargetParser/ARMTargetParser.cpp
@@ -403,13 +403,12 @@ static ARM::FPUKind findSinglePrecisionFPU(ARM::FPUKind InputFPUKind) {
if (!ARM::isDoublePrecision(InputFPU.Restriction))
return InputFPUKind;
- // Otherwise, look for an FPU entry with all the same fields, except
- // that it does not support double precision.
+ // Otherwise, look for an FPU entry that has the same FPUVer
+ // and is not Double Precision. We want to allow for changing of
+ // NEON Support and Restrictions so CPU's such as Cortex-R52 can
+ // select between SP Only and Full DP modes.
for (const ARM::FPUName &CandidateFPU : ARM::FPUNames) {
if (CandidateFPU.FPUVer == InputFPU.FPUVer &&
- CandidateFPU.NeonSupport == InputFPU.NeonSupport &&
- ARM::has32Regs(CandidateFPU.Restriction) ==
- ARM::has32Regs(InputFPU.Restriction) &&
!ARM::isDoublePrecision(CandidateFPU.Restriction)) {
return CandidateFPU.ID;
}