aboutsummaryrefslogtreecommitdiff
path: root/sysdeps
AgeCommit message (Expand)AuthorFilesLines
2024-05-09Don't make errlist.o[s].d depend on errlist-compat.hH.J. Lu1-2/+1
2024-04-09aarch64: Use memcpy_simd as the default memcpyWilco Dijkstra6-370/+81
2024-02-08x86_64: Optimize ffsll function code size.Sunil K Pandey1-5/+5
2023-09-11x86: Fix incorrect scope of setting `shared_per_thread` [BZ# 30745]Noah Goldstein1-8/+9
2023-09-11x86: Use `3/4*sizeof(per-thread-L3)` as low bound for NT threshold.Noah Goldstein1-1/+10
2023-09-11x86: Fix slight bug in `shared_per_thread` cache size calculation.Noah Goldstein1-2/+2
2023-09-11x86: Increase `non_temporal_threshold` to roughly `sizeof_L3 / 4`Noah Goldstein1-27/+49
2022-11-24x86: Fix wcsnlen-avx2 page cross length comparison [BZ #29591]Noah Goldstein1-5/+2
2022-09-28x86-64: Require BMI2 for avx2 functions [BZ #29611]Sunil K Pandey1-10/+28
2022-09-28x86-64: Require BMI2 for strchr-avx2.S [BZ #29611]H.J. Lu2-5/+11
2022-02-18x86: Fix TEST_NAME to make it a string in tst-strncmp-rtm.cNoah Goldstein1-2/+2
2022-02-18x86: Test wcscmp RTM in the wcsncmp overflow case [BZ #28896]Noah Goldstein3-10/+48
2022-02-18x86: Fallback {str|wcs}cmp RTM in the ncmp overflow case [BZ #28896]Noah Goldstein7-5/+22
2022-02-01x86-64: Test strlen and wcslen with 0 in the RSI register [BZ #28064]H.J. Lu3-0/+108
2022-02-01x86: Remove wcsnlen-sse4_1 from wcslen ifunc-impl-list [BZ #28064]Noah Goldstein1-2/+2
2022-02-01x86: Black list more Intel CPUs for TSX [BZ #27398]H.J. Lu1-3/+34
2022-02-01x86: Check RTM_ALWAYS_ABORT for RTM [BZ #28033]H.J. Lu3-0/+7
2022-01-27x86: Optimize strlen-evex.SNoah Goldstein1-264/+317
2022-01-27x86: Fix overflow bug in wcsnlen-sse4_1 and wcsnlen-avx2 [BZ #27974]Noah Goldstein2-38/+107
2022-01-27x86-64: Add wcslen optimize for sse4.1Noah Goldstein6-36/+63
2022-01-27x86-64: Move strlen.S to multiarch/strlen-vec.SH.J. Lu4-242/+262
2022-01-27x86-64: Fix an unknown vector operation in memchr-evex.SAlice Xu1-1/+1
2022-01-27x86: Optimize memchr-evex.SNoah Goldstein1-225/+322
2022-01-27x86: Optimize strlen-avx2.SNoah Goldstein2-214/+334
2022-01-27x86: Fix overflow bug with wmemchr-sse2 and wmemchr-avx2 [BZ #27974]Noah Goldstein2-37/+98
2022-01-27x86: Optimize memchr-avx2.SNoah Goldstein1-178/+247
2022-01-27x86-64: Require BMI2 for __strlen_evex and __strnlen_evexH.J. Lu1-2/+4
2022-01-27x86-64: Fix ifdef indentation in strlen-evex.SSunil K Pandey1-8/+8
2022-01-27x86-64: Use ZMM16-ZMM31 in AVX512 memmove family functionsH.J. Lu3-19/+35
2022-01-27x86-64: Use ZMM16-ZMM31 in AVX512 memset family functionsH.J. Lu4-24/+31
2022-01-27x86: Add string/memory function tests in RTM regionH.J. Lu12-0/+622
2022-01-27x86-64: Add AVX optimized string/memory functions for RTMH.J. Lu52-244/+668
2022-01-27x86-64: Add memcmp family functions with 256-bit EVEXH.J. Lu5-4/+467
2022-01-27x86-64: Add memset family functions with 256-bit EVEXH.J. Lu6-14/+90
2022-01-27x86-64: Add memmove family functions with 256-bit EVEXH.J. Lu5-11/+97
2022-01-27x86-64: Add strcpy family functions with 256-bit EVEXH.J. Lu9-3/+1339
2022-01-27x86-64: Add ifunc-avx2.h functions with 256-bit EVEXH.J. Lu24-17/+2996
2022-01-27x86: Set Prefer_No_VZEROUPPER and add Prefer_AVX2_STRCMPH.J. Lu3-2/+23
2022-01-27x86: Fix __wcsncmp_avx2 in strcmp-avx2.S [BZ# 28755]Noah Goldstein1-0/+10
2021-01-13x86: Check IFUNC definition in unrelocated executable [BZ #20019]H.J. Lu2-10/+22
2021-01-13x86: Set header.feature_1 in TCB for always-on CET [BZ #27177]H.J. Lu3-1/+12
2021-01-12x86-64: Avoid rep movsb with short distance [BZ #27130]H.J. Lu1-0/+21
2020-11-04aarch64: Fix DT_AARCH64_VARIANT_PCS handling [BZ #26798]Szabolcs Nagy1-8/+4
2020-10-14AArch64: Use __memcpy_simd on Neoverse N2/V1Wilco Dijkstra3-2/+8
2020-10-12[AArch64] Improve integer memcpyWilco Dijkstra1-96/+101
2020-10-12aarch64: Increase small and medium cases for __memcpy_genericKrzysztof Koch1-35/+47
2020-10-12AArch64: Rename IS_ARES to IS_NEOVERSE_N1Wilco Dijkstra3-4/+8
2020-10-12AArch64: Improve backwards memmove performanceWilco Dijkstra1-3/+4
2020-10-12AArch64: Add optimized Q-register memcpyWilco Dijkstra5-4/+255
2020-10-12AArch64: Align ENTRY to a cachelineWilco Dijkstra1-1/+1
generated by cgit v1.1 at 2024-08-16 03:43:44 +0000