aboutsummaryrefslogtreecommitdiff
path: root/sysdeps/x86_64
AgeCommit message (Expand)AuthorFilesLines
2024-05-31x86_64: Use shadow stack for backtrace implementationfw/x86-shstk-backtraceFlorian Weimer2-2/+64
2024-05-30x86_64: Always initialize ssp_base in the TCB if SHSTK is enabledFlorian Weimer2-0/+37
2024-05-27x86_64: Reformat elf_machine_relaXin Wang1-4/+5
2024-05-20Implement C23 log2p1Joseph Myers1-0/+24
2024-05-08x86_64: Fix missing wcsncat function definition without multiarch (x86-64-v4)Gabi Falk1-3/+3
2024-04-13Revert "x86_64: Suppress false positive valgrind error"Florian Weimer2-24/+0
2024-04-06x86-64: Exclude FMA4 IFUNC functions for -mapxfH.J. Lu5-9/+67
2024-04-04math: x86 trunc traps when FE_INEXACT is enabled (BZ 31603)Adhemerval Zanella1-36/+0
2024-04-04math: x86 floor traps when FE_INEXACT is enabled (BZ 31601)Adhemerval Zanella1-33/+0
2024-04-04math: x86 ceill traps when FE_INEXACT is enabled (BZ 31600)Adhemerval Zanella1-34/+0
2024-03-27x86_64: Remove avx512 strstr implementationAdhemerval Zanella4-248/+4
2024-03-19Add tst-gnu2-tls2mod1 to test-internal-extrasAndreas Schwab1-0/+2
2024-03-18x86-64: Allocate state buffer space for RDI, RSI and RBXH.J. Lu1-0/+87
2024-02-29x86-64: Update _dl_tlsdesc_dynamic to preserve AMX registersH.J. Lu3-1/+44
2024-02-28x86_64: Suppress false positive valgrind errorH.J. Lu2-0/+23
2024-02-28x86-64: Don't use SSE resolvers for ISA level 3 or aboveH.J. Lu1-6/+9
2024-02-28x86: Update _dl_tlsdesc_dynamic to preserve caller-saved registersH.J. Lu10-150/+306
2024-02-25x86_64: Exclude SSE, AVX and FMA4 variants in libm multiarchSunil K Pandey60-295/+896
2024-02-15Apply the Makefile sorting fixH.J. Lu3-14/+14
2024-02-15sysdeps/x86_64/Makefile (tests): Add the end markerH.J. Lu1-2/+4
2024-02-13x86: Expand the comment on when REP STOSB is used on memsetAdhemerval Zanella1-1/+3
2024-02-12x86/cet: fix shadow stack test scriptsMichael Jeanson3-3/+3
2024-02-01string: Use builtins for ffs and ffsllAdhemerval Zanella Netto4-83/+2
2024-01-15x86-64: Check if mprotect works before rewriting PLTH.J. Lu1-0/+25
2024-01-13x86_64: Optimize ffsll function code size.Sunil K Pandey1-5/+5
2024-01-11x86-64/cet: Make CET feature check specific to Linux/x86H.J. Lu1-4/+5
2024-01-10i386: Remove CET support bitsH.J. Lu6-1/+165
2024-01-10x86-64/cet: Move check-cet.awk to x86_64H.J. Lu2-1/+54
2024-01-10x86-64/cet: Move dl-cet.[ch] to x86_64 directoriesH.J. Lu1-0/+364
2024-01-10x86: Move x86-64 shadow stack startup codesH.J. Lu1-0/+74
2024-01-09i386: Remove CET supportAdhemerval Zanella1-0/+42
2024-01-09x86: Move CET infrastructure to x86_64Adhemerval Zanella53-0/+1506
2024-01-06x32: Handle displacement overflow in PLT rewrite [BZ #31218]H.J. Lu4-2/+89
2024-01-05elf: Add ELF_DYNAMIC_AFTER_RELOC to rewrite PLTH.J. Lu8-1/+387
2024-01-04x86-64/cet: Check the restore token in longjmpH.J. Lu1-6/+41
2024-01-04i386: Ignore --enable-cetH.J. Lu2-0/+113
2024-01-01Update copyright dates with scripts/update-copyrightsPaul Eggert1180-1180/+1180
2024-01-01x86/cet: Enable shadow stack during startupH.J. Lu1-2/+10
2024-01-01x86/cet: Sync with Linux kernel 6.6 shadow stack interfaceH.J. Lu1-1/+1
2023-12-22x86-64: Fix the tcb field load for x32 [BZ #31185]H.J. Lu1-2/+2
2023-12-22x86-64: Fix the dtv field load for x32 [BZ #31184]H.J. Lu1-1/+1
2023-12-19x86: Do not raises floating-point exception traps on fesetexceptflag (BZ 30990)Bruno Haible1-10/+14
2023-12-18x86: Unifies 'strlen-evex' and 'strlen-evex512' implementations.Matthew Sterrett5-472/+439
2023-11-28x86: Only align destination to 1x VEC_SIZE in memset 4x loopNoah Goldstein1-1/+1
2023-11-21elf: Remove LD_PROFILE for static binariesAdhemerval Zanella2-30/+36
2023-11-21x86: Use dl-symbol-redir-ifunc.h on cpu-tunablesAdhemerval Zanella2-28/+15
2023-11-21elf: Ignore GLIBC_TUNABLES for setuid/setgid binariesAdhemerval Zanella1-1/+0
2023-11-15x86: Fix unchecked AVX512-VBMI2 usage in strrchr-evex-base.SNoah Goldstein1-24/+51
2023-10-06x86: Prepare `strrchr-evex` and `strrchr-evex512` for AVX10Noah Goldstein3-569/+293
2023-09-28hurd: Drop REG_GSFS and REG_ESDS from x86_64's ucontextSamuel Thibault1-5/+1