aboutsummaryrefslogtreecommitdiff
path: root/sysdeps/x86_64/fpu
AgeCommit message (Expand)AuthorFilesLines
2021-12-29x86-64: Add vector log2/log2f implementation to libmvecSunil K Pandey45-0/+4180
2021-12-29x86-64: Add vector log10/log10f implementation to libmvecSunil K Pandey45-0/+3730
2021-12-29x86-64: Add vector atan2/atan2f implementation to libmvecSunil K Pandey45-0/+3089
2021-12-29x86-64: Add vector cbrt/cbrtf implementation to libmvecSunil K Pandey45-0/+3003
2021-12-29x86-64: Add vector sinh/sinhf implementation to libmvecSunil K Pandey45-0/+2866
2021-12-29x86-64: Add vector expm1/expm1f implementation to libmvecSunil K Pandey45-0/+2697
2021-12-29x86-64: Add vector cosh/coshf implementation to libmvecSunil K Pandey45-0/+2609
2021-12-29x86-64: Add vector exp10/exp10f implementation to libmvecSunil K Pandey45-0/+2589
2021-12-29x86-64: Add vector exp2/exp2f implementation to libmvecSunil K Pandey45-0/+2265
2021-12-29x86-64: Add vector hypot/hypotf implementation to libmvecSunil K Pandey45-0/+2123
2021-12-29x86-64: Add vector asin/asinf implementation to libmvecSunil K Pandey45-0/+2161
2021-12-29x86-64: Add vector atan/atanf implementation to libmvecSunil K Pandey45-0/+1713
2021-12-22x86-64: Add vector acos/acosf implementation to libmvecSunil K Pandey46-0/+2285
2021-12-20Regenerate ulps on x86_64 with GCC 12H.J. Lu1-1/+1
2021-12-13Cleanup encoding in commentsSiddhesh Poyarekar1-10/+10
2021-11-24x86-64: Add vector sin/sinf to libmvec microbenchmarkSunil K Pandey3-0/+8201
2021-11-24x86-64: Add vector pow/powf to libmvec microbenchmarkSunil K Pandey3-0/+8201
2021-11-24x86-64: Add vector log/logf to libmvec microbenchmarkSunil K Pandey3-0/+8201
2021-11-24x86-64: Add vector exp/expf to libmvec microbenchmarkSunil K Pandey3-0/+8201
2021-11-24x86-64: Add vector cos/cosf to libmvec microbenchmarkSunil K Pandey3-0/+8201
2021-11-16x86-64: Create microbenchmark infrastructure for libmvecSunil K Pandey4-0/+642
2021-10-22x86_64: Add missing libmvec ABI testsSunil K Pandey43-8/+152
2021-10-20x86-64: Add sysdeps/x86_64/fpu/MakeconfigH.J. Lu3-139/+155
2021-10-14x86-64: Add test-vector-abi.h/test-vector-abi-sincos.hH.J. Lu17-172/+80
2021-09-22Add narrowing fma functionsJoseph Myers1-0/+6
2021-09-15Redirect fma calls to __fma in libmJoseph Myers2-0/+2
2021-09-03Remove "Contributed by" linesSiddhesh Poyarekar44-81/+0
2021-08-24x86-64: Remove assembler AVX512DQ checkH.J. Lu12-96/+0
2021-08-24x86-64: Remove compiler -mavx512f checkH.J. Lu1-2/+0
2021-08-22x86-64: Optimize load of all bits set into ZMM register [BZ #28252]H.J. Lu10-64/+11
2021-07-23x86: Install <bits/platform/x86.h> [BZ #27958]H.J. Lu1-3/+3
2021-06-27x86_64: roundeven with sse4.1 supportShen-Ta Hsieh7-2/+118
2021-04-28regenerate ulps on x86_64 with -march=nativePaul Zimmermann1-3/+3
2021-04-07Improve the accuracy of tgamma (BZ #26983)Paul Zimmermann1-3/+3
2021-04-02Fix the inaccuracy of j0f/j1f/y0f/y1f [BZ #14469, #14470, #14471, #14472]Paul Zimmermann1-38/+38
2021-03-11math: Remove mpa files [BZ #15267]Wilco Dijkstra18-183/+3
2021-03-11math: Remove slow paths from asin and acos [BZ #15267]Wilco Dijkstra1-1/+3
2021-02-27Add inputs that generate larger error boundsPaul Zimmermann1-24/+26
2021-01-19libmvec: Add extra-test-objs to test-extrasH.J. Lu1-0/+8
2021-01-02Update copyright dates with scripts/update-copyrightsPaul Eggert277-277/+277
2020-12-24x86 long double: Support pseudo numbers in isnanlSiddhesh Poyarekar1-1/+0
2020-12-24x86 long double: Support pseudo numbers in fpclassifylSiddhesh Poyarekar1-2/+0
2020-12-21add inputs to auto-libm-test-in yielding larger errors (binary64, x86_64)Paul Zimmermann1-11/+13
2020-12-18ieee754: Remove unused __sin32 and __cos32Anssi Hannula4-8/+0
2020-09-11x86: Install <sys/platform/x86.h> [BZ #26124]H.J. Lu1-1/+1
2020-09-02x86-64: Fix FMA4 detection in ifunc [BZ #26534]Ondřej Hošek1-1/+1
2020-08-08math: Update x86_64 ulpsAdhemerval Zanella1-3/+3
2020-07-25Update x86-64 libm-test-ulpsAndreas K. Hüttel1-2/+2
2020-07-13x86: Support usable check for all CPU featuresH.J. Lu10-22/+22
2020-06-22i386: Use builtin sqrtlAdhemerval Zanella1-27/+0