| Age | Commit message (Expand) | Author | Files | Lines |
|---|---|---|---|---|
| 2021-05-03 | x86: Set rep_movsb_threshold to 2112 on processors with FSRM | H.J. Lu | 1 | -0/+4 |
| 2021-03-15 | x86: Handle _SC_LEVEL1_ICACHE_LINESIZE [BZ #27444] | H.J. Lu | 1 | -0/+6 |
| 2021-02-10 | x86: Use SIZE_MAX instead of (long int)-1 for tunable range value | Siddhesh Poyarekar | 1 | -5/+5 |
| 2021-02-10 | tunables: Simplify TUNABLE_SET interface | Siddhesh Poyarekar | 1 | -9/+6 |
| 2021-02-02 | x86: Adding an upper bound for Enhanced REP MOVSB. | Sajan Karumanchi | 1 | -1/+14 |
| 2021-01-21 | <sys/platform/x86.h>: Remove the C preprocessor magic | H.J. Lu | 1 | -2/+2 |
| 2021-01-14 | x86: Move x86 processor cache info to cpu_features | H.J. Lu | 1 | -0/+460 |
| 2021-01-02 | Update copyright dates with scripts/update-copyrights | Paul Eggert | 1 | -1/+1 |
| 2020-10-16 | x86: Initialize CPU info via IFUNC relocation [BZ 26203] | H.J. Lu | 1 | -0/+478 |
 |
index : riscv-gnu-toolchain/glibc.git | |
| Unnamed repository; edit this file 'description' to name the repository. | root |
| aboutsummaryrefslogtreecommitdiff |