aboutsummaryrefslogtreecommitdiff
path: root/wcsmbs
diff options
context:
space:
mode:
authorAdhemerval Zanella <azanella@linux.vnet.ibm.com>2015-01-11 19:33:17 -0600
committerAdhemerval Zanella <azanella@linux.vnet.ibm.com>2015-01-13 14:35:40 -0500
commitce6615c9c686acd34672a9f4eba9bcf5553496f6 (patch)
treef729a9d836d1359dfb789fc353d48112a22b108c /wcsmbs
parentd3b00f468bec441596877a685a19f43dee88657f (diff)
downloadglibc-ce6615c9c686acd34672a9f4eba9bcf5553496f6.zip
glibc-ce6615c9c686acd34672a9f4eba9bcf5553496f6.tar.gz
glibc-ce6615c9c686acd34672a9f4eba9bcf5553496f6.tar.bz2
powerpc: Fix POWER7/PPC64 performance regression on LE
This patch fixes a performance regression on the POWER7/PPC64 memcmp porting for Little Endian. The LE code uses 'ldbrx' instruction to read the memory on byte reversed form, however ISA 2.06 just provide the indexed form which uses a register value as additional index, instead of a fixed value enconded in the instruction. And the port strategy for LE uses r0 index value and update the address value on each compare loop interation. For large compare size values, it adds 8 more instructions plus some more depending of trailing size. This patch fixes it by adding pre-calculate indexes to remove the address update on loops and tailing sizes. For large sizes it shows a considerable gain, with double performance pairing with BE.
Diffstat (limited to 'wcsmbs')
0 files changed, 0 insertions, 0 deletions