aboutsummaryrefslogtreecommitdiff
path: root/sysdeps/x86
diff options
context:
space:
mode:
authorH.J. Lu <hjl.tools@gmail.com>2016-04-15 05:22:53 -0700
committerH.J. Lu <hjl.tools@gmail.com>2016-04-15 05:23:06 -0700
commit2e2d9796daba2776e661c5a9e570370b6bcb5aec (patch)
treee494c90981346fc1008a34f76a0743e6289eae20 /sysdeps/x86
parent155bc2a502b8a455952dec4c7ae72b64eb41d8d1 (diff)
downloadglibc-2e2d9796daba2776e661c5a9e570370b6bcb5aec.zip
glibc-2e2d9796daba2776e661c5a9e570370b6bcb5aec.tar.gz
glibc-2e2d9796daba2776e661c5a9e570370b6bcb5aec.tar.bz2
Detect Intel Goldmont and Airmont processors
Updated from the model numbers of Goldmont and Airmont processors in Intel64 And IA-32 Processor Architectures Software Developer's Manual Volume 3 Revision 058. * sysdeps/x86/cpu-features.c (init_cpu_features): Detect Intel Goldmont and Airmont processors.
Diffstat (limited to 'sysdeps/x86')
-rw-r--r--sysdeps/x86/cpu-features.c8
1 files changed, 8 insertions, 0 deletions
diff --git a/sysdeps/x86/cpu-features.c b/sysdeps/x86/cpu-features.c
index 963b845..a5fa81f 100644
--- a/sysdeps/x86/cpu-features.c
+++ b/sysdeps/x86/cpu-features.c
@@ -140,6 +140,14 @@ init_cpu_features (struct cpu_features *cpu_features)
cpu_features->feature[index_arch_Prefer_No_VZEROUPPER]
|= bit_arch_Prefer_No_VZEROUPPER;
+ case 0x5c:
+ case 0x5f:
+ /* Unaligned load versions are faster than SSSE3
+ on Goldmont. */
+
+ case 0x4c:
+ /* Airmont is a die shrink of Silvermont. */
+
case 0x37:
case 0x4a:
case 0x4d: