aboutsummaryrefslogtreecommitdiff
path: root/ChangeLog
diff options
context:
space:
mode:
authorH.J. Lu <hjl.tools@gmail.com>2017-06-05 16:20:00 -0700
committerH.J. Lu <hjl.tools@gmail.com>2017-06-05 16:20:11 -0700
commit48e7bc7a55ff758435e940d4f3def24acfe52cb8 (patch)
treee304efc69495073d6c5f5ae9903e011156175f9a /ChangeLog
parent935971ba6b4eaf67a34e4651434ba9b61e7355cc (diff)
downloadglibc-48e7bc7a55ff758435e940d4f3def24acfe52cb8.zip
glibc-48e7bc7a55ff758435e940d4f3def24acfe52cb8.tar.gz
glibc-48e7bc7a55ff758435e940d4f3def24acfe52cb8.tar.bz2
x86: Don't use dl_x86_cpu_features in cacheinfo.c
Since cpu_features is available, use it instead of dl_x86_cpu_features. * sysdeps/x86/cacheinfo.c (intel_check_word): Accept cpu_features and use it instead of dl_x86_cpu_features. (handle_intel): Replace maxidx with cpu_features. Pass cpu_features to intel_check_word. (__cache_sysconf): Pass cpu_features to handle_intel. (init_cacheinfo): Likewise. Use cpu_features instead of dl_x86_cpu_features.
Diffstat (limited to 'ChangeLog')
-rw-r--r--ChangeLog10
1 files changed, 10 insertions, 0 deletions
diff --git a/ChangeLog b/ChangeLog
index 303e189..4b90a00 100644
--- a/ChangeLog
+++ b/ChangeLog
@@ -1,5 +1,15 @@
2017-06-05 H.J. Lu <hongjiu.lu@intel.com>
+ * sysdeps/x86/cacheinfo.c (intel_check_word): Accept cpu_features
+ and use it instead of dl_x86_cpu_features.
+ (handle_intel): Replace maxidx with cpu_features. Pass
+ cpu_features to intel_check_word.
+ (__cache_sysconf): Pass cpu_features to handle_intel.
+ (init_cacheinfo): Likewise. Use cpu_features instead of
+ dl_x86_cpu_features.
+
+2017-06-05 H.J. Lu <hongjiu.lu@intel.com>
+
* sysdeps/x86/cpu-features.h (index_cpu_MOVBE): New.
* sysdeps/x86_64/multiarch/Makefile (sysdep_routines): Add
memcmp-avx2 and wmemcmp-avx2.