diff options
author | Paul A. Clarke <pc@us.ibm.com> | 2019-09-19 11:18:33 -0500 |
---|---|---|
committer | Paul A. Clarke <pc@us.ibm.com> | 2019-09-27 08:50:48 -0500 |
commit | 7413c188c77adb26a15cf0e98e0a991d09d73c65 (patch) | |
tree | 5c36d2ff3dcff1e0aab3243b81b1176c18805d87 /ChangeLog | |
parent | e3d85df50b083c9ba68a40f5d45b201cbec4e68b (diff) | |
download | glibc-7413c188c77adb26a15cf0e98e0a991d09d73c65.zip glibc-7413c188c77adb26a15cf0e98e0a991d09d73c65.tar.gz glibc-7413c188c77adb26a15cf0e98e0a991d09d73c65.tar.bz2 |
[powerpc] libc_feupdateenv_test: optimize FPSCR access
ROUND_TO_ODD and a couple of other places use libc_feupdateenv_test to
restore the rounding mode and exception enables, preserve exception flags,
and test whether given exception(s) were generated.
If the exception flags haven't changed, then it is sufficient and a bit
more efficient to just restore the rounding mode and enables, rather than
writing the full Floating-Point Status and Control Register (FPSCR).
Reviewed-by: Paul E. Murphy <murphyp@linux.ibm.com>
Diffstat (limited to 'ChangeLog')
-rw-r--r-- | ChangeLog | 6 |
1 files changed, 6 insertions, 0 deletions
@@ -1,5 +1,11 @@ 2019-09-27 Paul A. Clarke <pc@us.ibm.com> + * sysdeps/powerpc/fpu/fenv_libc.h (FPSCR_EXCEPTIONS_MASK): New. + * sysdeps/powerpc/fpu/fenv_private.h (__libc_femergeenv_ppc): Optimize + to write FPSCR control only, if exceptions have not changed. + +2019-09-27 Paul A. Clarke <pc@us.ibm.com> + * sysdeps/powerpc/fpu/fenv_libc.h: (__TEST_AND_ENTER_NON_STOP): New. (__TEST_AND_EXIT_NON_STOP): New. |