diff options
| author | Stan Shebs <stanshebs@google.com> | 2018-09-26 13:47:46 -0700 |
|---|---|---|
| committer | Fangrui Song <i@maskray.me> | 2021-08-27 17:23:13 -0700 |
| commit | 77243023104015ef82eb8c2aaf3268dbb67e8190 (patch) | |
| tree | d7d638687075df2f8dce0f3e8f19619018ab98d8 | |
| parent | 1e88b203b328983dfe761271c95e6c71ceedc6b3 (diff) | |
| download | glibc-77243023104015ef82eb8c2aaf3268dbb67e8190.zip glibc-77243023104015ef82eb8c2aaf3268dbb67e8190.tar.gz glibc-77243023104015ef82eb8c2aaf3268dbb67e8190.tar.bz2 | |
Make power6 directives be gcc-only
| -rw-r--r-- | sysdeps/powerpc/fpu/fenv_libc.h | 11 | ||||
| -rw-r--r-- | sysdeps/powerpc/fpu/tst-setcontext-fpscr.c | 8 |
2 files changed, 16 insertions, 3 deletions
diff --git a/sysdeps/powerpc/fpu/fenv_libc.h b/sysdeps/powerpc/fpu/fenv_libc.h index 4c19d12..609f65b 100644 --- a/sysdeps/powerpc/fpu/fenv_libc.h +++ b/sysdeps/powerpc/fpu/fenv_libc.h @@ -35,13 +35,19 @@ extern const fenv_t *__fe_mask_env (void) attribute_hidden; #define fegetenv_register() \ ({ fenv_t env; asm volatile ("mffs %0" : "=f" (env)); env; }) +#if defined __clang__ +#define MACHINE_POWER6 +#else +#define MACHINE_POWER6 ".machine \"power6\"" +#endif + /* Equivalent to fesetenv, but takes a fenv_t instead of a pointer. */ #define fesetenv_register(env) \ do { \ double d = (env); \ if(GLRO(dl_hwcap) & PPC_FEATURE_HAS_DFP) \ asm volatile (".machine push; " \ - ".machine \"power6\"; " \ + MACHINE_POWER6 "; " \ "mtfsf 0xff,%0,1,0; " \ ".machine pop" : : "f" (d)); \ else \ @@ -57,7 +63,8 @@ extern const fenv_t *__fe_mask_env (void) attribute_hidden; #define relax_fenv_state() \ do { \ if (GLRO(dl_hwcap) & PPC_FEATURE_HAS_DFP) \ - asm (".machine push; .machine \"power6\"; " \ + asm (".machine push; " \ + MACHINE_POWER6 "; " \ "mtfsfi 7,0,1; .machine pop"); \ asm ("mtfsfi 7,0"); \ } while(0) diff --git a/sysdeps/powerpc/fpu/tst-setcontext-fpscr.c b/sysdeps/powerpc/fpu/tst-setcontext-fpscr.c index c64ca88..ad64eb8 100644 --- a/sysdeps/powerpc/fpu/tst-setcontext-fpscr.c +++ b/sysdeps/powerpc/fpu/tst-setcontext-fpscr.c @@ -104,6 +104,12 @@ typedef unsigned int si_fpscr_t __attribute__ ((__mode__ (__SI__))); u.fpscr; \ }) +#if defined __clang__ +#define MACHINE_POWER6 +#else +#define MACHINE_POWER6 ".machine \"power6\"" +#endif + /* We make sure to zero fp after we use it in order to prevent stale data in an fp register from making a test-case pass erroneously. */ # define _SET_DI_FPSCR(__fpscr) \ @@ -113,7 +119,7 @@ typedef unsigned int si_fpscr_t __attribute__ ((__mode__ (__SI__))); fr = u.d; \ /* Set the entire 64-bit FPSCR. */ \ __asm__ (".machine push; " \ - ".machine \"power6\"; " \ + MACHINE_POWER6 "; " \ "mtfsf 255,%0,1,0; " \ ".machine pop" : : "f" (fr)); \ fr = 0.0; \ |