aboutsummaryrefslogtreecommitdiff
path: root/sim/tic80/ChangeLog
blob: 5b92c84bc7056e44cf2a590f6f3023ff8c73caaf (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
Fri Aug  8 21:52:27 1997  Mark Alexander  <marka@cygnus.com>

	* sim-calls.c (sim_store_register): Allow accumulators
	other than A0 to be modified.  Correct error message.

Thu May 29 14:02:40 1997  Andrew Cagney  <cagney@b1.cygnus.com>

	* misc.c (tic80_trace_fpu3, tic80_trace_fpu2, tic80_trace_fpu1,
 	tic80_trace_fpu2i): Pass in function prefix.
	(tic80_trace_ldst): Rewrite so it calls print_one_insn directly.
	
	* Makefile.in (SIM_OBJS): Include sim-watch.o module.

	* sim-main.h (WITH_WATCHPOINTS): Enable watchpoints.

	* ic (bitnum): Compute bitnum from BITNUM.
	* insn (bbo, bbz): Use.
	
	* insn: Convert long immediate instructions to igen long immediate
 	form.
	* insn: Add disasembler information.
	
Thu May 29 12:09:13 1997  Andrew Cagney  <cagney@b2.cygnus.com>

	* alu.h (IMEM_IMMED): New macro, fetch 32bit immediate operand N.

	* insns (subu i): Immediate is signed not unsigned.

Tue May 27 13:22:13 1997  Andrew Cagney  <cagney@b1.cygnus.com>

	* sim-calls.c (sim_read): Pass NULL cpu to sim_core_read_buffer.
	(sim_write): Ditto for write.

Tue May 20 09:33:31 1997  Andrew Cagney  <cagney@b1.cygnus.com>

	* sim-calls.c (sim_load): Set STATE_LOADED_P.

	* sim-main.h: Include <unistd.h>.

	* sim-calls.c (sim_set_callback): Delete.
	(sim_open): Add/install callback argument.
	(sim_size): Delete.
	
Mon May 19 18:59:33 1997  Mike Meissner  <meissner@cygnus.com>

	* configure.in: Check for getpid, kill functions.
	* config{.in,ure}: Regenerate.

	* insns (do_trap): Add support for kill, getpid system calls.

	* sim-main.h (errno.h): Include.
	(getpid,kill): Define as NOPs if the host doesn't have them.

Mon May 19 14:58:47 1997  Andrew Cagney  <cagney@b1.cygnus.com>

	* sim-calls.c (sim_open): Set the simulator base magic number.
	(sim_load): Delete prototype of sim_load_file.
	(sim_open): Define sd to be &simulation.

Fri May 16 14:35:30 1997  Andrew Cagney  <cagney@b1.cygnus.com>

	* insns (illegal, fp_unavailable): Halt instead of abort the
 	simulator.

	* insns: Replace calls to engine_error with sim_engine_abort.
  	Ditto for engine_halt V sim_engine_halt.
	
Tue May 13 15:24:12 1997  Andrew Cagney  <cagney@b2.cygnus.com>

	* interp.c (engine_run_until_stop): Delete. Moved to common.
	(engine_step): Ditto.
	(engine_step): Ditto.
	(engine_halt): Ditto.
	(engine_restart): Ditto.
	(engine_halt): Ditto.
	(engine_error): Ditto.

	* sim-calls.c (sim_stop): Delete. Moved to common.
	(sim_stop_reason): Ditto.
	(sim_resume): Ditto.

	* Makefile.in (SIM_OBJS): Link in generic sim-engine, sim-run,
 	sim-resume, sim-reason, sim-stop modules.

Fri May 16 11:57:49 1997  Andrew Cagney  <cagney@b1.cygnus.com>

	* ic (compute): Drop check for REG == 0, now always forced to
 	zero.

	* cpu.h (GPR_SET): New macro update the gpr.
	* insns (do_add): Use GPR_SET to update the GPR register.

	* sim-calls.c (sim_fetch_register): Pretend that r0 is zero.

	* Makefile.in (tmp-igen): Specify zero-r0 so that every
 	instruction clears r0.

	* interp.c (engine_run_until_stop): Igen now generates code to
 	clear r0.
	(engine_step): Ditto.

Thu May 15 11:45:37 1997  Andrew Cagney  <cagney@b1.cygnus.com>

	* insns (do_shift): When rot==0 and zero/sign merge treat it as
 	32.
	(set_fp_reg): For interger conversion, use sim-fpu fpu2i
 	functions.
	(do_fmpy): Perform iii and uuu using integer arithmetic.
	
	* Makefile.in (ENGINE_H): Assume everything depends on the fpu.

	* insns (get_fp_reg): Use sim_fpu_u32to to perform unsigned
 	conversion.
	(do_fcmp): Update to use new fp compare functions. Make reg nr arg
 	instead of reg.  Stops fp overflow.
	(get_fp_reg): Assume val is valid when reg == 0.
	(set_fp_reg): Fix double conversion.

	* misc.c (tic80_trace_fpu1): New function, trace simple fp op.
	
	* insns (do_frnd): Add tracing.

	* cpu.h (TRACE_FPU1): Ditto.

	* insns (do_trap): Printf formatting.

Wed May 14 18:05:50 1997  Mike Meissner  <meissner@cygnus.com>

	* misc.c (tic80_trace_fpu{3,2,2i}): Align columns with other
	insns.  Use %g to print floating point instead of %f in case the
	numbers are real large.

Tue May 13 18:00:10 1997  Mike Meissner  <meissner@cygnus.com>

	* insns (do_trap): For system calls that are defined, but not
	provided return EINVAL. Temporarily add traps 74-79 to just print
	the register state.

	* interp.c (engine_{run_until_stop,step}): Before executing
	instructions, make sure r0 == 0.

Tue May 13 16:39:37 1997  Andrew Cagney  <cagney@b1.cygnus.com>

	* alu.h (IMEM): Take full cia not just IP as argument.

	* interp.c (engine_run_until_stop): Delete handling of annuled
 	instructions.
	(engine_step): Ditto.

	* insn (do_branch): New function.
	(do_bbo, do_bbz, do_bcnd, do_bsr, do_jsr): Use do_branch to handle
 	annuled branches.

Mon May 12 17:15:52 1997  Mike Meissner  <meissner@cygnus.com>

	* insns (do_{ld,st}): Fix tracing for ld/st.

Mon May 12 11:12:24 1997  Andrew Cagney  <cagney@b1.cygnus.com>

	* sim-calls.c (sim_stop_reason): Restore keep_running after a
 	CNTRL-C, don't re-clear it.

	* interp.c (engine_error): stop rather than signal with SIGABRT
 	when an error.

	* insns (do_ld): For 64bit loads, always store LSW in rDest, MSW in
 	rDest + 1. Also done by Michael Meissner  <meissner@cygnus.com>
	(do_st): Converse for store.

	* misc.c (tic80_trace_fpu2i): Correct printf format for int type.

Sun May 11 11:02:57 1997  Andrew Cagney  <cagney@b1.cygnus.com>

	* sim-calls.c (sim_stop_reason): Return a SIGINT if keep_running
 	was cleared.

	* interp.c (engine_step): New function.  Single step the simulator
 	taking care of cntrl-c during a step.

	* sim-calls.c (sim_resume): Differentiate between stepping and
 	running so that a cntrl-c during a step is reported.

Sun May 11 10:54:31 1997  Mark Alexander    <marka@cygnus.com>

	* sim-calls.c (sim_fetch_register): Use correct reg base.
	(sim_store_register): Ditto.

Sun May 11 10:25:14 1997  Michael Meissner  <meissner@cygnus.com>

	* cpu.h (tic80_trace_shift): Add declaration.
	(TRACE_SHIFT): New macro to trace shift instructions.

	* misc.c (tic80_trace_alu2): Align spacing.
	(tic80_trace_shift): New function to trace shifts.

	* insns (lmo): Add missing 0b prefix to bits.
	(do_shift): Use ~ (unsigned32)0, instead of -1.  Use TRACE_SHIFT
	instead of TRACE_ALU2.
	(sl r): Use EndMask as is, instead of using Source+1 register.
	(subu): Operands are unsigned, not signed.
	(do_{ld,st}): Fix endian problems with ld.d/st.d.

Sat May 10 12:35:47 1997  Michael Meissner  <meissner@cygnus.com>

	* insns (and{.tt,.tf,.ft,.ff}): Immediate values are unsigned, not
	signed.

Fri May  9 15:47:36 1997  Mike Meissner  <meissner@cygnus.com>

	* insns (cmp_vals,do_cmp): Produce the correct bits as specified
	by the architecture.
	(xor): Fix xor immediate patterns to use the correct bits.

Fri May  9 09:55:33 1997  Andrew Cagney  <cagney@b1.cygnus.com>

	* alu.h (long_immediate): Adjust the CIA delay-pointer as well as
 	the NIA when a 64bit insn.

Thu May  8 11:57:47 1997  Michael Meissner  <meissner@cygnus.com>

	* insns (jsr,bsr): For non-allulled calls, set r31 so that the
	return address does not reexecute the instruction in the delay
	slot.
	(bbo,bbz): Complement bit number to reverse the one's complement
	that the assembler is required to do.

	* misc.c (tic80_trace_*): Change format slightly to accomidate
	real large decimal values.

Thu May  8 14:07:16 1997  Andrew Cagney  <cagney@b1.cygnus.com>

	* sim-calls.c (sim_do_command): Implement.
	(sim_store_register): Fix typo T2H v H2T.

Wed May  7 11:48:55 1997  Andrew Cagney  <cagney@b1.cygnus.com>

	* cpu.h (TRACE_FPU2, TRACE_FPU3, TRACE_FPU2I): Add.
	* insn: Clean up fpu tracing.

	* sim-calls.c (sim_create_inferior): Start out with interrupts
 	enabled.

	* cpu.h (TRACE_SINK3), misc.c (tic80_trace_sink3): Three argument
 	sink

	* insns (rdcr, swcr, wrcr, brcr, rmo, lmo): Implement.

	* insns (do_*): Remove MY_INDEX/indx argument from support functions,
 	igen now handles this.
	
	* cpu.h (CR): New macro - access TIc80 control registers.
	
	* misc.c: New file.
	(tic80_cr2index): New function, map control register opcode index
 	into the internal CR enum.

	* interp.c
 	(tic80_trace_{alu{2,3},nop,sink{1,2},{,u}cond_br,ldst}): Move from
 	here
	* misc.c: to here.
	
	* Makefile.in (SIM_OBJS): Add misc.o.

Tue May  6 15:22:58 1997  Mike Meissner  <meissner@cygnus.com>

	* cpu.h ({,v}{S,D}P_FPR): Delete unused macros that won't work on
	big endian hosts.
	(tic80_trace_{alu{2,3},nop,sink{1,2},{,u}cond_br,ldst}): Declare
	new functions.
	(TRACE_{ALU{2,3},NOP,SINK{1,2},{,U}COND_BR,LD,ST}): New macros to
	trace various instruction types.

	* insns: Modify all instructions to support semantic tracing.

	* interp.c (toplevel): Include itable.h.
	(tic80_trace_{alu{2,3},nop,sink{1,2},{,u}cond_br,ldst}): New
	functions to provide semantic level tracing information.

Mon May  5 11:50:43 1997  Andrew Cagney  <cagney@b1.cygnus.com>

	* alu.h: Update usage of core object to reflect recent changes in
 	../common/sim-*core.
	* sim-calls.c (sim_open): Ditto.

Mon May  5 14:10:17 1997  Andrew Cagney  <cagney@b1.cygnus.com>

	* insn (cmnd): No-op cache flushes.
	
	* insns (do_trap): Allow writes to STDERR.

	* Makefile.in (SIM_OBJS): Link in sim-fpu.o.
	(SIM_EXTRA_LIBS): Link in the math library.

	* alu.h: Add support for floating point unit using sim-alu.
	
	* insns (fadd, fsub, fmpy, fdiv, fcmp, frnd*): Implement.

Fri May  2 14:57:14 1997  Andrew Cagney  <cagney@b1.cygnus.com>

	* sim-calls.c: Include sim-utils.h and sim-options.h.

	* sim-main.h (sim_state): Drop sim_events and sim_core members,
 	moved to simulator base type.

	* alu.h (IMEM, MEM, STORE): Update track changes in common
 	directory.

	* insns: Drop cia argument from functions, igen now handles this.

	* interp.c (engine_init): Include string.h/strings.h to define
 	memset et.al.

	* sim-main.h (sim_cia): Delcare, tracking common dir changes.

	* cpu.h (sim_cpu): Update instruction_address with sim_cia.

Wed Apr 30 11:26:56 1997  Andrew Cagney  <cagney@b1.cygnus.com>

	* sim-main.h (signal.h): Include so that SIG* available to all
 	callers of sig_halt.

	* insns (do_shift): New function, implement shift operations.
	(do_trap): Add handler for trap 73 - SIGTRAP.
	
Tue Apr 29 10:58:48 1997  Andrew Cagney  <cagney@b1.cygnus.com>

	* alu.h (MEM, STORE): Force addresses to be correctly aligned.

	* insns (do_jsr): Fix.
	(do_st, do_ld): Handle 64bit transfers.
	(do_trap): Match libgloss.
	(rdcr): Implement nop - Dest == r0 - variant.

	* sim-calls.c (sim_create_inferior): Initialize SP.

	* Makefile.in (ENGINE_H): Everything now depends on sim-options.h.
	(support.o): Depends on ENGINE_H.

	* cpu.h: Four accumulators.

	* Makefile.in (tmp-igen): Include line number information in
 	generated files.

	* insns (dld, dst): Fill in.

Mon Apr 28 13:02:26 1997  Andrew Cagney  <cagney@b1.cygnus.com>

	* insns (vld): Fix instruction format wrong.

Thu Apr 24 16:43:09 1997  Andrew Cagney  <cagney@b1.cygnus.com>

	* dc: Add additional rules so that minor opcode files are
 	detected.
	* insns: Enable more instructions.
	
	* sim-calls.c (sim_fetch_register,sim_store_register, sim_write):
 	Implement.

Thu Apr 24 00:39:51 1997  Doug Evans  <dje@canuck.cygnus.com>

	* configure: Regenerated to track ../common/aclocal.m4 changes.
	* Makefile.in (SIM_OBJS): Add sim-module.o, sim-profile.o.
	* sim-calls.c (sim_open): Call sim_module_uninstall if argument
	parsing fails.  Call sim_post_argv_init.
	(sim_close): Call sim_module_uninstall.

Wed Apr 23 20:05:33 1997  Andrew Cagney  <cagney@b1.cygnus.com>

	* insns (and, bbo, bcnd, bsr, dcache, jsr, or, xor, nor): Enable.
  	* ic: Add fields for enabled instructions.