aboutsummaryrefslogtreecommitdiff
path: root/sim/testsuite/sim/frv/umuli.cgs
blob: 6f1b9c1221152417af699370c8511537e95a378a (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
# frv testcase for umuli $GRi,$GRj,$GRk
# mach: all

	.include "testutils.inc"

	start

	.global umuli
umuli:
	set_gr_immed   	3,gr7		; multiply small numbers
	set_icc         0x0f,0		; Set mask opposite of expected
	umuli      	gr7,2,gr8
	test_icc	1 1 1 1 icc0
	test_gr_immed  	0,gr8
	test_gr_immed  	6,gr9

	set_gr_immed   	1,gr7		; multiply by 1
	set_icc         0x0e,0		; Set mask opposite of expected
	umuli      	gr7,2,gr8
	test_icc	1 1 1 0 icc0
	test_gr_immed  	0,gr8
	test_gr_immed  	2,gr9

	set_gr_immed   	2,gr7		; multiply by 1
	set_icc         0x0f,0		; Set mask opposite of expected
	umuli      	gr7,1,gr8
	test_icc	1 1 1 1 icc0
	test_gr_immed  	0,gr8
	test_gr_immed  	2,gr9

	set_gr_immed   	0,gr7		; multiply by 0
	set_icc         0x0b,0		; Set mask opposite of expected
	umuli      	gr7,2,gr8
	test_icc	1 0 1 1 icc0
	test_gr_immed  	0,gr8
	test_gr_immed  	0,gr9

	set_gr_immed   	2,gr7		; multiply by 0
	set_icc         0x0a,0		; Set mask opposite of expected
	umuli      	gr7,0,gr8
	test_icc	1 0 1 0 icc0
	test_gr_immed  	0,gr8
	test_gr_immed  	0,gr9

	set_gr_limmed 	0x3fff,0xffff,gr7	; 31 bit result
	set_icc         0x0f,0		; Set mask opposite of expected
	umuli      	gr7,2,gr8
	test_icc	1 1 1 1 icc0
	test_gr_immed  	0,gr8
	test_gr_limmed 	0x7fff,0xfffe,gr9

	set_gr_limmed  	0x4000,0x0000,gr7	; 32 bit result
	set_icc         0x0e,0		; Set mask opposite of expected
	umuli      	gr7,2,gr8
	test_icc	1 1 1 0 icc0
	test_gr_immed  	0,gr8
	test_gr_limmed 	0x8000,0x0000,gr9

	set_gr_limmed  	0x8000,0x0000,gr7	; 33 bit result
	set_icc         0x09,0		; Set mask opposite of expected
	umuli      	gr7,2,gr8
	test_icc	1 0 0 1 icc0
	test_gr_immed  	1,gr8
	test_gr_immed  	0x00000000,gr9

	set_gr_limmed  	0x7fff,0xffff,gr7	; max positive result
	set_icc         0x0d,0		; Set mask opposite of expected
	umuli      	gr7,0x7ff,gr8
	test_icc	1 1 0 1 icc0
	test_gr_immed 	0x3ff,gr8
	test_gr_limmed 	0x7fff,0xf801,gr9

	set_gr_limmed  	0x8000,0x0000,gr7	; max positive result
	set_icc         0x09,0		; Set mask opposite of expected
	umuli      	gr7,-2048,gr8
	test_icc	1 0 0 1 icc0
	test_gr_limmed	0x7fff,0xfc00,gr8
	test_gr_limmed	0x0000,0x0000,gr9

	set_gr_limmed  	0xffff,0xffff,gr7	; max positive result
	set_icc         0x05,0		; Set mask opposite of expected
	umuli      	gr7,-1,gr8
	test_icc	0 1 0 1 icc0
	test_gr_limmed 	0xffff,0xfffe,gr8
	test_gr_immed  	1,gr9

	pass