1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
|
# sh testcase for pshl <reg>
# mach: shdsp
# as(shdsp): -defsym sim_cpu=1 -dsp
.include "testutils.inc"
start
pshl_reg: ! shift arithmetic, register operand
set_grs_a5a5
lds r0, a0
pcopy a0, a1
lds r0, x0
lds r0, x1
lds r0, y0
lds r0, y1
pcopy x0, m0
pcopy y1, m1
set_sreg 0x10000, x0
set_sreg 0x0, y0
pshl x0, y0, x0
assert_sreg 0x10000, x0
pneg y0, y0
pshl x0, y0, x0
assert_sreg 0x10000, x0
set_sreg 0x10000, y0
pshl x0, y0, x0
assert_sreg 0x20000, x0
pneg y0, y0
pshl x0, y0, x0
assert_sreg 0x10000, x0
set_sreg 0x20000, y0
pshl x0, y0, x0
assert_sreg 0x40000, x0
pneg y0, y0
pshl x0, y0, x0
assert_sreg 0x10000, x0
set_sreg 0x30000, y0
pshl x0, y0, x0
assert_sreg 0x80000, x0
pneg y0, y0
pshl x0, y0, x0
assert_sreg 0x10000, x0
set_sreg 0x40000, y0
pshl x0, y0, x0
assert_sreg 0x100000, x0
pneg y0, y0
pshl x0, y0, x0
assert_sreg 0x10000, x0
set_sreg 0x50000, y0
pshl x0, y0, x0
assert_sreg 0x200000, x0
pneg y0, y0
pshl x0, y0, x0
assert_sreg 0x10000, x0
set_sreg 0x60000, y0
pshl x0, y0, x0
assert_sreg 0x400000, x0
pneg y0, y0
pshl x0, y0, x0
assert_sreg 0x10000, x0
set_sreg 0x70000, y0
pshl x0, y0, x0
assert_sreg 0x800000, x0
pneg y0, y0
pshl x0, y0, x0
assert_sreg 0x10000, x0
set_sreg 0x80000, y0
pshl x0, y0, x0
assert_sreg 0x1000000, x0
pneg y0, y0
pshl x0, y0, x0
assert_sreg 0x10000, x0
set_sreg 0x90000, y0
pshl x0, y0, x0
assert_sreg 0x2000000, x0
pneg y0, y0
pshl x0, y0, x0
assert_sreg 0x10000, x0
set_sreg 0xa0000, y0
pshl x0, y0, x0
assert_sreg 0x4000000, x0
pneg y0, y0
pshl x0, y0, x0
assert_sreg 0x10000, x0
set_sreg 0xb0000, y0
pshl x0, y0, x0
assert_sreg 0x8000000, x0
pneg y0, y0
pshl x0, y0, x0
assert_sreg 0x10000, x0
set_sreg 0xc0000, y0
pshl x0, y0, x0
assert_sreg 0x10000000, x0
pneg y0, y0
pshl x0, y0, x0
assert_sreg 0x10000, x0
set_sreg 0xd0000, y0
pshl x0, y0, x0
assert_sreg 0x20000000, x0
pneg y0, y0
pshl x0, y0, x0
assert_sreg 0x10000, x0
set_sreg 0xe0000, y0
pshl x0, y0, x0
assert_sreg 0x40000000, x0
pneg y0, y0
pshl x0, y0, x0
assert_sreg 0x10000, x0
set_sreg 0xf0000, y0
pshl x0, y0, x0
assert_sreg 0x80000000, x0
pneg y0, y0
pshl x0, y0, x0
assert_sreg 0x10000, x0
set_sreg 0x100000, y0
pshl x0, y0, x0
assert_sreg 0x00000000, x0
pneg y0, y0
pshl x0, y0, x0
assert_sreg 0x0, x0
test_grs_a5a5
assert_sreg2 0xa5a5a5a5, a0
assert_sreg2 0xa5a5a5a5, a1
assert_sreg 0xa5a5a5a5, x1
assert_sreg 0xa5a5a5a5, y1
assert_sreg2 0xa5a5a5a5, m0
assert_sreg2 0xa5a5a5a5, m1
pass
exit 0
|
