aboutsummaryrefslogtreecommitdiff
path: root/sim/testsuite/mips64r5900-elf/t-lwr.s
blob: efb1cbc9f2351d85d84a935400a3c0bd87964649 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
.include "t-macros.i"

	start

	.align 3
	.data
byteaddr:	.word bytes
	.align 7
bytes:	
	.byte 0xb0
	.byte 0xb1
	.byte 0xb2
	.byte 0xb3
	.byte 0xb4
	.byte 0xb5
	.byte 0xb6
	.byte 0xb7
	.byte 0xb8


	.text
	ld $8, byteaddr
	
test_lwr_0:
	load $10 0xdeadbeefdeadbeef 0xcccccccccccccccc
	lwr $10, 0($8)
	check10  0xdeadbeefdeadbeef 0xffffffffb3b2b1b0

test_lwr_1:
	load $10 0xdeadbeefdeadbeef 0xcccccccccccccccc
	lwr $10, 1($8)
	check10  0xdeadbeefdeadbeef 0xffffffffccb3b2b1

test_lwr_2:
	load $10 0xdeadbeefdeadbeef 0xcccccccccccccccc
	lwr $10, 2($8)
	check10  0xdeadbeefdeadbeef 0xffffffffccccb3b2

test_lwr_3:
	load $10 0xdeadbeefdeadbeef 0xcccccccccccccccc
	lwr $10, 3($8)
	check10  0xdeadbeefdeadbeef 0xffffffffccccccb3

	
test_lwr_4:
	load $10 0xdeadbeefdeadbeef 0xcccccccccccccccc
	lwr $10, 4($8)
	check10  0xdeadbeefdeadbeef 0xffffffffb7b6b5b4

test_lwr_5:
	load $10 0xdeadbeefdeadbeef 0xcccccccccccccccc
	lwr $10, 5($8)
	check10  0xdeadbeefdeadbeef 0xffffffffccb7b6b5

test_lwr_6:
	load $10 0xdeadbeefdeadbeef 0xffffffffcccccccc
	lwr $10, 6($8)
	check10  0xdeadbeefdeadbeef 0xffffffffccccb7b6

test_lwr_7:
	load $10 0xdeadbeefdeadbeef 0xcccccccccccccccc
	lwr $10, 7($8)
	check10  0xdeadbeefdeadbeef 0xffffffffccccccb7

	exit0