aboutsummaryrefslogtreecommitdiff
path: root/sim/testsuite/frv/mcop1.cgs
blob: 5405456f51f1acca044e83a40f26fa920e1d06c1 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
# frv testcase for mcop1 $FRi,$FRj,$FRk
# mach: frv

	.include "testutils.inc"

	start

	.global mcop1
mcop1:
	mcop1.p		fr19,fr12,fr13	; mp_exception: not-implemented
	mcop1		fr20,fr14,fr18	; mp_exception: not-implemented
	test_spr_bits	0x7000,12,5,msr0; msr0.mtt is set
	test_spr_bits	0x003c,2,0,msr0	; msr0.sie is clear
	test_spr_bits	0x0002,1,0,msr0	; msr0.ovf is clear
	test_spr_bits	0x003c,2,0,msr1	; msr1.sie is clear
	test_spr_bits	0x0002,1,0,msr1	; msr1.ovf is clear

	mcop1.p		fr19,fr12,fr13	; mp_exception: not-implemented
	mcop1		fr20,fr14,fr18	; mp_exception: not-implemented
	test_spr_bits	0x7000,12,5,msr0; msr0.mtt is set
	test_spr_bits	0x003c,2,0,msr0	; msr0.sie is clear
	test_spr_bits	0x0002,1,0,msr0	; msr0.ovf is clear
	test_spr_bits	0x003c,2,0,msr1	; msr1.sie is clear
	test_spr_bits	0x0002,1,0,msr1	; msr1.ovf is clear

	mcop1		fr19,fr12,fr13	; mp_exception: not-implemented
	test_spr_bits	0x7000,12,5,msr0; msr0.mtt is set
	test_spr_bits	0x003c,2,0,msr0	; msr0.sie is clear
	test_spr_bits	0x0002,1,0,msr0	; msr0.ovf is clear
	test_spr_bits	0x003c,2,0,msr1	; msr1.sie is clear
	test_spr_bits	0x0002,1,0,msr1	; msr1.ovf is clear

	mcop1		fr19,fr12,fr13	; mp_exception: not-implemented
	test_spr_bits	0x7000,12,5,msr0; msr0.mtt is set
	test_spr_bits	0x003c,2,0,msr0	; msr0.sie is clear
	test_spr_bits	0x0002,1,0,msr0	; msr0.ovf is clear
	test_spr_bits	0x003c,2,0,msr1	; msr1.sie is clear
	test_spr_bits	0x0002,1,0,msr1	; msr1.ovf is clear

	pass