aboutsummaryrefslogtreecommitdiff
path: root/sim/testsuite/bfin/m17.s
blob: c7aec4bbd8e9422314f80b4bbabcf40c6fb3f1e6 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
// Test various moves to single register
# mach: bfin


.include "testutils.inc"
	start


// load r0=0x7fffffff
// load r1=0x00ffffff
// load r2=0xf0000000
// load r3=0x0000007f
	loadsym P0, data0;
	R0 = [ P0 ++ ];
	R1 = [ P0 ++ ];
	R2 = [ P0 ++ ];
	R3 = [ P0 ++ ];

// extract only to high register
	R5 = 0;
	R4 = 0;
	A1 = A0 = 0;
	A1.w = R0;
	A0.w = R0;
	R5 = A1;
	DBGA ( R4.L , 0x0000 );
	DBGA ( R4.H , 0x0000 );
	DBGA ( R5.L , 0xffff );
	DBGA ( R5.H , 0x7fff );

// extract only to low register
	R5 = 0;
	R4 = 0;
	A1 = A0 = 0;
	A1.w = R0;
	A0.w = R0;
	R4 = A0;
	DBGA ( R4.L , 0xffff );
	DBGA ( R4.H , 0x7fff );
	DBGA ( R5.L , 0x0000 );
	DBGA ( R5.H , 0x0000 );

// extract  only to high reg
	R5 = 0;
	R4 = 0;
	A1 = A0 = 0;
	R5 = ( A1 += R0.H * R0.H ), A0 += R0.H * R0.H;
	DBGA ( R4.L , 0x0000 );
	DBGA ( R4.H , 0x0000 );
	DBGA ( R5.L , 0x0002 );
	DBGA ( R5.H , 0x7ffe );

// extract  only to low reg
	R5 = 0;
	R4 = 0;
	A1 = A0 = 0;
	A1 += R0.H * R0.H, R4 = ( A0 += R0.H * R0.H );
	DBGA ( R4.L , 0x0002 );
	DBGA ( R4.H , 0x7ffe );
	DBGA ( R5.L , 0x0000 );
	DBGA ( R5.H , 0x0000 );

	pass

	.data
data0:
	.dw 0xffff
	.dw 0x7fff
	.dw 0xffff
	.dw 0x00ff
	.dw 0x0000
	.dw 0xf000
	.dw 0x007f
	.dw 0x0000