aboutsummaryrefslogtreecommitdiff
path: root/sim/testsuite/bfin/cc0.s
blob: 3fee01ecf50969c78bf3e2bb921321f795dd15f3 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
# Blackfin testcase for overflow
# mach: bfin

	.include "testutils.inc"

	start

	# add 0x80000000 + 0x80000000
	R1 = 1;
	R1 <<= 31;
	R0 = R1;
	R0 = R0 + R1;
	CC =  V;    // check to see if av0 and ac get set
	CC &= AC0;
	IF !CC JUMP art;
	R1 = 0;
	R1 += 0;
	CC = AZ;
	IF !CC JUMP art;
	pass

art:
	R0 = CC;
	R1 = 1 (Z);

	CC = R1 == R0
	if CC jump 1f;
	fail
1:
	pass