1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
|
# arm testcase for adc
# mach: all
# ??? Unfinished, more tests needed.
.include "testutils.inc"
start
# adc$cond${set-cc?} $rd,$rn,$imm12
.global adc_imm
adc_imm:
mvi_h_gr r4,1
mvi_h_cnvz 0,0,0,0
adc r5,r4,#1
test_h_cnvz 0,0,0,0
test_h_gr r5,2
# adc$cond${set-cc?} $rd,$rn,$rm,${operand2-shifttype} ${operand2-shiftimm}
.global adc_reg_imm_shift
adc_reg_imm_shift:
mvi_h_gr r4,1
mvi_h_gr r5,1
mvi_h_cnvz 0,0,0,0
adc r6,r4,r5,lsl #2
test_h_cnvz 0,0,0,0
test_h_gr r6,5
# adc$cond${set-cc?} $rd,$rn,$rm,${operand2-shifttype} ${operand2-shiftreg}
.global adc_reg_reg_shift
adc_reg_reg_shift:
mvi_h_gr r4,1
mvi_h_gr r5,1
mvi_h_gr r6,2
mvi_h_cnvz 0,0,0,0
adc r7,r4,r5,lsl r6
test_h_cnvz 0,0,0,0
test_h_gr r7,5
pass
|
