1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
|
/* sparc simulator support code, generic to all sparcs
Copyright (C) 1999 Cygnus Solutions. */
#include "sim-main.h"
#include "libiberty.h"
#include "bfd.h"
#include "cgen-mem.h"
#include "cgen-ops.h"
#ifdef HAVE_SPARC64
#define WI DI
#else
#define WI SI
#endif
void
sparc_do_unimp (SIM_CPU *current_cpu, IADDR pc, SI imm22)
{
sim_engine_invalid_insn (current_cpu, pc);
}
void
do_ldstub ()
{
}
void
do_swap ()
{
}
/* The semantic code invokes this for invalid (unrecognized) instructions. */
void
sim_engine_invalid_insn (SIM_CPU *cpu, IADDR pc)
{
#ifdef HAVE_SPARC32
if (ARCH32_P (cpu))
sparc32_invalid_insn (cpu, pc);
#endif
#ifdef HAVE_SPARC64
if (ARCH64_P (cpu))
sparc64_invalid_insn (cpu, pc);
#endif
}
/* Process an address exception. */
void
sparc_core_signal (SIM_DESC sd, SIM_CPU *cpu, sim_cia pc,
unsigned int map, int nr_bytes, address_word addr,
transfer_type transfer, sim_core_signals sig)
{
#ifdef HAVE_SPARC32
if (ARCH32_P (cpu))
sparc32_core_signal (sd, cpu, pc, map, nr_bytes, addr, transfer, sig);
#endif
#ifdef HAVE_SPARC64
if (ARCH64_P (cpu))
sparc64_core_signal (sd, cpu, pc, map, nr_bytes, addr, transfer, sig);
#endif
}
|
