blob: 128889eb4aea739586ef0b26f35395af1b14e1a0 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
|
Tue Nov 26 15:43:41 1996 Jeffrey A Law (law@cygnus.com)
* mn10300_sim.h (PSW_*): Define for CC status tracking.
(REG_D0, REG_A0, REG_SP): Define.
* simops.c: Implement "add", "addc" and a few other random
instructions.
* gencode.c, interp.c: Snapshot current simulator code.
Mon Nov 25 12:46:38 1996 Jeffrey A Law (law@cygnus.com)
* Makefile.in, config.in, configure, configure.in: New files.
* gencode.c, interp.c, mn10300_sim.h, simops.c: New files.
|
