blob: f0de19afb75f79cb475b6701ab11196ec9cf0bbd (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
|
/* FRV target configuration file. -*- C -*- */
/* See sim-hload.c. We properly handle LMA. -- TODO: check this */
#define SIM_HANDLES_LMA 1
/* For MSPR support. FIXME: revisit. */
#define WITH_DEVICES 1
/* ??? Temporary hack until model support unified. */
#define SIM_HAVE_MODEL
/* This is a global setting. Different cpu families can't mix-n-match -scache
and -pbb. However some cpu families may use -simple while others use
one of -scache/-pbb. ???? */
#define WITH_SCACHE_PBB 0
|
