1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
|
/* Blackfin Phase Lock Loop (PLL) model.
Copyright (C) 2010-2015 Free Software Foundation, Inc.
Contributed by Analog Devices, Inc.
This file is part of simulators.
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 3 of the License, or
(at your option) any later version.
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
along with this program. If not, see <http://www.gnu.org/licenses/>. */
#include "config.h"
#include "sim-main.h"
#include "machs.h"
#include "devices.h"
#include "dv-bfin_pll.h"
struct bfin_pll
{
bu32 base;
/* Order after here is important -- matches hardware MMR layout. */
bu16 BFIN_MMR_16(pll_ctl);
bu16 BFIN_MMR_16(pll_div);
bu16 BFIN_MMR_16(vr_ctl);
bu16 BFIN_MMR_16(pll_stat);
bu16 BFIN_MMR_16(pll_lockcnt);
/* XXX: Not really the best place for this ... */
bu32 chipid;
};
#define mmr_base() offsetof(struct bfin_pll, pll_ctl)
#define mmr_offset(mmr) (offsetof(struct bfin_pll, mmr) - mmr_base())
static const char * const mmr_names[] =
{
"PLL_CTL", "PLL_DIV", "VR_CTL", "PLL_STAT", "PLL_LOCKCNT", "CHIPID",
};
#define mmr_name(off) mmr_names[(off) / 4]
static unsigned
bfin_pll_io_write_buffer (struct hw *me, const void *source,
int space, address_word addr, unsigned nr_bytes)
{
struct bfin_pll *pll = hw_data (me);
bu32 mmr_off;
bu32 value;
bu16 *value16p;
bu32 *value32p;
void *valuep;
if (nr_bytes == 4)
value = dv_load_4 (source);
else
value = dv_load_2 (source);
mmr_off = addr - pll->base;
valuep = (void *)((unsigned long)pll + mmr_base() + mmr_off);
value16p = valuep;
value32p = valuep;
HW_TRACE_WRITE ();
switch (mmr_off)
{
case mmr_offset(pll_stat):
dv_bfin_mmr_require_16 (me, addr, nr_bytes, true);
case mmr_offset(chipid):
/* Discard writes. */
break;
default:
dv_bfin_mmr_require_16 (me, addr, nr_bytes, true);
*value16p = value;
break;
}
return nr_bytes;
}
static unsigned
bfin_pll_io_read_buffer (struct hw *me, void *dest,
int space, address_word addr, unsigned nr_bytes)
{
struct bfin_pll *pll = hw_data (me);
bu32 mmr_off;
bu32 *value32p;
bu16 *value16p;
void *valuep;
mmr_off = addr - pll->base;
valuep = (void *)((unsigned long)pll + mmr_base() + mmr_off);
value16p = valuep;
value32p = valuep;
HW_TRACE_READ ();
switch (mmr_off)
{
case mmr_offset(chipid):
dv_store_4 (dest, *value32p);
break;
default:
dv_bfin_mmr_require_16 (me, addr, nr_bytes, false);
dv_store_2 (dest, *value16p);
break;
}
return nr_bytes;
}
static const struct hw_port_descriptor bfin_pll_ports[] =
{
{ "pll", 0, 0, output_port, },
{ NULL, 0, 0, 0, },
};
static void
attach_bfin_pll_regs (struct hw *me, struct bfin_pll *pll)
{
address_word attach_address;
int attach_space;
unsigned attach_size;
reg_property_spec reg;
if (hw_find_property (me, "reg") == NULL)
hw_abort (me, "Missing \"reg\" property");
if (!hw_find_reg_array_property (me, "reg", 0, ®))
hw_abort (me, "\"reg\" property must contain three addr/size entries");
hw_unit_address_to_attach_address (hw_parent (me),
®.address,
&attach_space, &attach_address, me);
hw_unit_size_to_attach_size (hw_parent (me), ®.size, &attach_size, me);
if (attach_size != BFIN_MMR_PLL_SIZE)
hw_abort (me, "\"reg\" size must be %#x", BFIN_MMR_PLL_SIZE);
hw_attach_address (hw_parent (me),
0, attach_space, attach_address, attach_size, me);
pll->base = attach_address;
}
static void
bfin_pll_finish (struct hw *me)
{
struct bfin_pll *pll;
pll = HW_ZALLOC (me, struct bfin_pll);
set_hw_data (me, pll);
set_hw_io_read_buffer (me, bfin_pll_io_read_buffer);
set_hw_io_write_buffer (me, bfin_pll_io_write_buffer);
set_hw_ports (me, bfin_pll_ports);
attach_bfin_pll_regs (me, pll);
/* Initialize the PLL. */
/* XXX: Depends on part ? */
pll->pll_ctl = 0x1400;
pll->pll_div = 0x0005;
pll->vr_ctl = 0x40DB;
pll->pll_stat = 0x00A2;
pll->pll_lockcnt = 0x0200;
pll->chipid = bfin_model_get_chipid (hw_system (me));
/* XXX: slow it down! */
pll->pll_ctl = 0xa800;
pll->pll_div = 0x4;
pll->vr_ctl = 0x40fb;
pll->pll_stat = 0xa2;
pll->pll_lockcnt = 0x300;
}
const struct hw_descriptor dv_bfin_pll_descriptor[] =
{
{"bfin_pll", bfin_pll_finish,},
{NULL, NULL},
};
|
