1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
|
/* Instruction printing code for the TXVU
Copyright (C) 1998 Free Software Foundation, Inc.
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2 of the License, or
(at your option) any later version.
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License along
with this program; if not, write to the Free Software Foundation, Inc.,
59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. */
#include "dis-asm.h"
#include "opcode/txvu.h"
#include "elf-bfd.h"
#include "elf/txvu.h"
static void print_insn PARAMS ((bfd_vma, disassemble_info *, TXVU_INSN, int));
/* Print one instruction from PC on INFO->STREAM.
Return the size of the instruction. */
int
print_insn_txvu (pc, info)
bfd_vma pc;
disassemble_info *info;
{
bfd_byte buffer[8];
void *stream = info->stream;
fprintf_ftype func = info->fprintf_func;
int status;
/* First element is upper, second is lower. */
TXVU_INSN upper,lower;
static int initialized = 0;
if (!initialized)
{
initialized = 1;
txvu_opcode_init_tables (0);
}
status = (*info->read_memory_func) (pc, buffer, 8, info);
if (status != 0)
{
(*info->memory_error_func) (status, pc, info);
return -1;
}
/* The lower instruction has the lower address. */
upper = bfd_getl32 (buffer + 4);
lower = bfd_getl32 (buffer);
/* FIXME: This will need revisiting. */
print_insn (pc, info, upper, 0);
#ifdef VERTICAL_BAR_SEPARATOR
(*func) (stream, " | ");
#else
/* Not sure how much whitespace to print here.
At least two spaces, not more than 9, and having columns line up somewhat
seems reasonable. */
(*func) (stream, " \t");
#endif
print_insn (pc, info, lower, 1);
return 8;
}
/* Print one instruction.
LOWER_P is non-zero if disassembling a lower slot insn. */
static void
print_insn (pc, info, insn, lower_p)
bfd_vma pc;
disassemble_info *info;
TXVU_INSN insn;
int lower_p;
{
const txvu_opcode *opcode;
void *stream = info->stream;
fprintf_ftype func = info->fprintf_func;
/* The instructions are stored in lists hashed by the insn code
(though we needn't care how they're hashed). */
if (lower_p)
opcode = txvu_lower_opcode_lookup_dis (insn);
else
opcode = txvu_upper_opcode_lookup_dis (insn);
for ( ; opcode != NULL; opcode = TXVU_OPCODE_NEXT_DIS (opcode))
{
const unsigned char *syn;
int mods,invalid,num_operands;
long value;
const txvu_operand *operand;
/* Basic bit mask must be correct. */
if ((insn & opcode->mask) != opcode->value)
continue;
/* Make two passes over the operands. First see if any of them
have extraction functions, and, if they do, make sure the
instruction is valid. */
txvu_opcode_init_print ();
invalid = 0;
for (syn = opcode->syntax; *syn; ++syn)
{
int index;
if (*syn < 128)
continue;
mods = 0;
index = TXVU_OPERAND_INDEX (*syn);
while (TXVU_MOD_P (txvu_operands[index].flags))
{
mods |= txvu_operands[index].flags & TXVU_MOD_BITS;
++syn;
index = TXVU_OPERAND_INDEX (*syn);
}
operand = txvu_operands + index;
if (operand->extract)
(*operand->extract) (opcode, operand, mods, &insn, &invalid);
}
if (invalid)
continue;
/* The instruction is valid. */
(*func) (stream, "%s", opcode->mnemonic);
num_operands = 0;
for (syn = opcode->syntax; *syn; ++syn)
{
int index;
if (*syn < 128)
{
(*func) (stream, "%c", *syn);
continue;
}
/* We have an operand. Fetch any special modifiers. */
mods = 0;
index = TXVU_OPERAND_INDEX (*syn);
while (TXVU_MOD_P (txvu_operands[index].flags))
{
mods |= txvu_operands[index].flags & TXVU_MOD_BITS;
++syn;
index = TXVU_OPERAND_INDEX (*syn);
}
operand = txvu_operands + index;
/* Extract the value from the instruction. */
if (operand->extract)
{
value = (*operand->extract) (opcode, operand, mods,
&insn, (int *) NULL);
}
else
{
value = (insn >> operand->shift) & ((1 << operand->bits) - 1);
if ((operand->flags & TXVU_OPERAND_SIGNED) != 0
&& (value & (1 << (operand->bits - 1))))
value -= 1 << operand->bits;
}
#if 0 /* commas are part of the syntax string now */
/* If second or later operand, print a comma. */
if (num_operands > 0)
(*func) (stream, ",");
#endif
/* Print the operand as directed by the flags. */
if (operand->print)
(*operand->print) (opcode, operand, mods, &insn, info, value);
else if (operand->flags & TXVU_OPERAND_FAKE)
; /* nothing to do (??? at least not yet) */
else if (operand->flags & TXVU_OPERAND_RELATIVE_BRANCH)
(*info->print_address_func) (pc + (value << 3), info);
/* ??? Not all cases of this are currently caught. */
else if (operand->flags & TXVU_OPERAND_ABSOLUTE_BRANCH)
(*info->print_address_func) ((bfd_vma) value & 0xffffffff, info);
else if (operand->flags & TXVU_OPERAND_ADDRESS)
(*info->print_address_func) ((bfd_vma) value & 0xffffffff, info);
else
(*func) (stream, "%ld", value);
if (! (operand->flags & TXVU_OPERAND_SUFFIX))
++num_operands;
}
/* We have found and printed an instruction; return. */
return;
}
(*func) (stream, "*unknown*");
}
|
