1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
|
/* -*- c -*- */
/* Copyright 2012 Free Software Foundation, Inc.
Contributed by Red Hat.
Written by DJ Delorie.
This file is part of the GNU opcodes library.
This library is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 3, or (at your option)
any later version.
It is distributed in the hope that it will be useful, but WITHOUT
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
License for more details.
You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston,
MA 02110-1301, USA. */
#include "sysdep.h"
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include "ansidecl.h"
#include "opcode/rx.h"
#define RX_OPCODE_BIG_ENDIAN 0
typedef struct
{
RX_Opcode_Decoded * rx;
int (* getbyte)(void *);
void * ptr;
unsigned char * op;
} LocalData;
static int trace = 0;
#define BSIZE 0
#define WSIZE 1
#define LSIZE 2
/* These are for when the upper bits are "don't care" or "undefined". */
static int bwl[] =
{
RX_Byte,
RX_Word,
RX_Long
};
static int sbwl[] =
{
RX_SByte,
RX_SWord,
RX_Long
};
static int ubwl[] =
{
RX_UByte,
RX_UWord,
RX_Long
};
static int memex[] =
{
RX_SByte,
RX_SWord,
RX_Long,
RX_UWord
};
#define ID(x) rx->id = RXO_##x
#define OP(n,t,r,a) (rx->op[n].type = t, \
rx->op[n].reg = r, \
rx->op[n].addend = a )
#define OPs(n,t,r,a,s) (OP (n,t,r,a), \
rx->op[n].size = s )
/* This is for the BWL and BW bitfields. */
static int SCALE[] = { 1, 2, 4 };
/* This is for the prefix size enum. */
static int PSCALE[] = { 4, 1, 1, 1, 2, 2, 2, 3, 4 };
static int flagmap[] = {0, 1, 2, 3, 0, 0, 0, 0,
16, 17, 0, 0, 0, 0, 0, 0 };
static int dsp3map[] = { 8, 9, 10, 3, 4, 5, 6, 7 };
/*
*C a constant (immediate) c
*R A register
*I Register indirect, no offset
*Is Register indirect, with offset
*D standard displacement: type (r,[r],dsp8,dsp16 code), register, BWL code
*P standard displacement: type (r,[r]), reg, assumes UByte
*Pm memex displacement: type (r,[r]), reg, memex code
*cc condition code. */
#define DC(c) OP (0, RX_Operand_Immediate, 0, c)
#define DR(r) OP (0, RX_Operand_Register, r, 0)
#define DI(r,a) OP (0, RX_Operand_Indirect, r, a)
#define DIs(r,a,s) OP (0, RX_Operand_Indirect, r, (a) * SCALE[s])
#define DD(t,r,s) rx_disp (0, t, r, bwl[s], ld);
#define DF(r) OP (0, RX_Operand_Flag, flagmap[r], 0)
#define SC(i) OP (1, RX_Operand_Immediate, 0, i)
#define SR(r) OP (1, RX_Operand_Register, r, 0)
#define SRR(r) OP (1, RX_Operand_TwoReg, r, 0)
#define SI(r,a) OP (1, RX_Operand_Indirect, r, a)
#define SIs(r,a,s) OP (1, RX_Operand_Indirect, r, (a) * SCALE[s])
#define SD(t,r,s) rx_disp (1, t, r, bwl[s], ld);
#define SP(t,r) rx_disp (1, t, r, (t!=3) ? RX_UByte : RX_Long, ld); P(t, 1);
#define SPm(t,r,m) rx_disp (1, t, r, memex[m], ld); rx->op[1].size = memex[m];
#define Scc(cc) OP (1, RX_Operand_Condition, cc, 0)
#define S2C(i) OP (2, RX_Operand_Immediate, 0, i)
#define S2R(r) OP (2, RX_Operand_Register, r, 0)
#define S2I(r,a) OP (2, RX_Operand_Indirect, r, a)
#define S2Is(r,a,s) OP (2, RX_Operand_Indirect, r, (a) * SCALE[s])
#define S2D(t,r,s) rx_disp (2, t, r, bwl[s], ld);
#define S2P(t,r) rx_disp (2, t, r, (t!=3) ? RX_UByte : RX_Long, ld); P(t, 2);
#define S2Pm(t,r,m) rx_disp (2, t, r, memex[m], ld); rx->op[2].size = memex[m];
#define S2cc(cc) OP (2, RX_Operand_Condition, cc, 0)
#define BWL(sz) rx->op[0].size = rx->op[1].size = rx->op[2].size = rx->size = bwl[sz]
#define sBWL(sz) rx->op[0].size = rx->op[1].size = rx->op[2].size = rx->size = sbwl[sz]
#define uBWL(sz) rx->op[0].size = rx->op[1].size = rx->op[2].size = rx->size = ubwl[sz]
#define P(t, n) rx->op[n].size = (t!=3) ? RX_UByte : RX_Long;
#define F(f) store_flags(rx, f)
#define AU ATTRIBUTE_UNUSED
#define GETBYTE() (ld->op [ld->rx->n_bytes++] = ld->getbyte (ld->ptr))
#define SYNTAX(x) rx->syntax = x
#define UNSUPPORTED() \
rx->syntax = "*unknown*"
#define IMM(sf) immediate (sf, 0, ld)
#define IMMex(sf) immediate (sf, 1, ld)
static int
immediate (int sfield, int ex, LocalData * ld)
{
unsigned long i = 0, j;
switch (sfield)
{
#define B ((unsigned long) GETBYTE())
case 0:
#if RX_OPCODE_BIG_ENDIAN
i = B;
if (ex && (i & 0x80))
i -= 0x100;
i <<= 24;
i |= B << 16;
i |= B << 8;
i |= B;
#else
i = B;
i |= B << 8;
i |= B << 16;
j = B;
if (ex && (j & 0x80))
j -= 0x100;
i |= j << 24;
#endif
break;
case 3:
#if RX_OPCODE_BIG_ENDIAN
i = B << 16;
i |= B << 8;
i |= B;
#else
i = B;
i |= B << 8;
i |= B << 16;
#endif
if (ex && (i & 0x800000))
i -= 0x1000000;
break;
case 2:
#if RX_OPCODE_BIG_ENDIAN
i |= B << 8;
i |= B;
#else
i |= B;
i |= B << 8;
#endif
if (ex && (i & 0x8000))
i -= 0x10000;
break;
case 1:
i |= B;
if (ex && (i & 0x80))
i -= 0x100;
break;
default:
abort();
}
return i;
}
static void
rx_disp (int n, int type, int reg, int size, LocalData * ld)
{
int disp;
ld->rx->op[n].reg = reg;
switch (type)
{
case 3:
ld->rx->op[n].type = RX_Operand_Register;
break;
case 0:
ld->rx->op[n].type = RX_Operand_Indirect;
ld->rx->op[n].addend = 0;
break;
case 1:
ld->rx->op[n].type = RX_Operand_Indirect;
disp = GETBYTE ();
ld->rx->op[n].addend = disp * PSCALE[size];
break;
case 2:
ld->rx->op[n].type = RX_Operand_Indirect;
disp = GETBYTE ();
#if RX_OPCODE_BIG_ENDIAN
disp = disp * 256 + GETBYTE ();
#else
disp = disp + GETBYTE () * 256;
#endif
ld->rx->op[n].addend = disp * PSCALE[size];
break;
default:
abort ();
}
}
#define xO 8
#define xS 4
#define xZ 2
#define xC 1
#define F_____
#define F___ZC rx->flags_0 = rx->flags_s = xZ|xC;
#define F__SZ_ rx->flags_0 = rx->flags_s = xS|xZ;
#define F__SZC rx->flags_0 = rx->flags_s = xS|xZ|xC;
#define F_0SZC rx->flags_0 = xO|xS|xZ|xC; rx->flags_s = xS|xZ|xC;
#define F_O___ rx->flags_0 = rx->flags_s = xO;
#define F_OS__ rx->flags_0 = rx->flags_s = xO|xS;
#define F_OSZ_ rx->flags_0 = rx->flags_s = xO|xS|xZ;
#define F_OSZC rx->flags_0 = rx->flags_s = xO|xS|xZ|xC;
int
rx_decode_opcode (unsigned long pc AU,
RX_Opcode_Decoded * rx,
int (* getbyte)(void *),
void * ptr)
{
LocalData lds, * ld = &lds;
unsigned char op[20] = {0};
lds.rx = rx;
lds.getbyte = getbyte;
lds.ptr = ptr;
lds.op = op;
memset (rx, 0, sizeof (*rx));
BWL(LSIZE);
/** VARY sz 00 01 10 */
/*----------------------------------------------------------------------*/
/* MOV */
/** 0111 0101 0100 rdst mov%s #%1, %0 */
ID(mov); DR(rdst); SC(IMM (1)); F_____;
/** 1111 10sd rdst im sz mov%s #%1, %0 */
ID(mov); DD(sd, rdst, sz);
if ((im == 1 && sz == 0)
|| (im == 2 && sz == 1)
|| (im == 0 && sz == 2))
{
BWL (sz);
SC(IMM(im));
}
else
{
sBWL (sz);
SC(IMMex(im));
}
F_____;
/** 0110 0110 immm rdst mov%s #%1, %0 */
ID(mov); DR(rdst); SC(immm); F_____;
/** 0011 11sz d dst sppp mov%s #%1, %0 */
ID(mov); sBWL (sz); DIs(dst, d*16+sppp, sz); SC(IMM(1)); F_____;
/** 11sz sd ss rsrc rdst mov%s %1, %0 */
if (sd == 3 && ss == 3 && sz == 2 && rsrc == 0 && rdst == 0)
{
ID(nop2);
rx->syntax = "nop";
}
else
{
ID(mov); sBWL(sz); F_____;
if ((ss == 3) && (sd != 3))
{
SD(ss, rdst, sz); DD(sd, rsrc, sz);
}
else
{
SD(ss, rsrc, sz); DD(sd, rdst, sz);
}
}
/** 10sz 1dsp a src b dst mov%s %1, %0 */
ID(mov); sBWL(sz); DR(dst); SIs(src, dsp*4+a*2+b, sz); F_____;
/** 10sz 0dsp a dst b src mov%s %1, %0 */
ID(mov); sBWL(sz); DIs(dst, dsp*4+a*2+b, sz); SR(src); F_____;
/** 1111 1110 01sz isrc bsrc rdst mov%s [%1, %2], %0 */
ID(movbi); sBWL(sz); DR(rdst); SRR(isrc); S2R(bsrc); F_____;
/** 1111 1110 00sz isrc bsrc rdst mov%s %0, [%1, %2] */
ID(movbir); sBWL(sz); DR(rdst); SRR(isrc); S2R(bsrc); F_____;
/** 1111 1110 11sz isrc bsrc rdst movu%s [%1, %2], %0 */
ID(movbi); uBWL(sz); DR(rdst); SRR(isrc); S2R(bsrc); F_____;
/** 1111 1101 0010 0p sz rdst rsrc mov%s %1, %0 */
ID(mov); sBWL (sz); SR(rsrc); F_____;
OP(0, p ? RX_Operand_Predec : RX_Operand_Postinc, rdst, 0);
/** 1111 1101 0010 1p sz rsrc rdst mov%s %1, %0 */
ID(mov); sBWL (sz); DR(rdst); F_____;
OP(1, p ? RX_Operand_Predec : RX_Operand_Postinc, rsrc, 0);
/** 1011 w dsp a src b dst movu%s %1, %0 */
ID(mov); uBWL(w); DR(dst); SIs(src, dsp*4+a*2+b, w); F_____;
/** 0101 1 s ss rsrc rdst movu%s %1, %0 */
ID(mov); uBWL(s); SD(ss, rsrc, s); DR(rdst); F_____;
/** 1111 1101 0011 1p sz rsrc rdst movu%s %1, %0 */
ID(mov); uBWL (sz); DR(rdst); F_____;
OP(1, p ? RX_Operand_Predec : RX_Operand_Postinc, rsrc, 0);
/*----------------------------------------------------------------------*/
/* PUSH/POP */
/** 0110 1111 dsta dstb popm %1-%2 */
ID(popm); SR(dsta); S2R(dstb); F_____;
/** 0110 1110 dsta dstb pushm %1-%2 */
ID(pushm); SR(dsta); S2R(dstb); F_____;
/** 0111 1110 1011 rdst pop %0 */
ID(mov); OP(1, RX_Operand_Postinc, 0, 0); DR(rdst); F_____;
/** 0111 1110 10sz rsrc push%s %1 */
ID(mov); BWL(sz); OP(0, RX_Operand_Predec, 0, 0); SR(rsrc); F_____;
/** 1111 01ss rsrc 10sz push%s %1 */
ID(mov); BWL(sz); OP(0, RX_Operand_Predec, 0, 0); SD(ss, rsrc, sz); F_____;
/*----------------------------------------------------------------------*/
/* XCHG */
/** 1111 1100 0100 00ss rsrc rdst xchg %1%S1, %0 */
ID(xchg); DR(rdst); SP(ss, rsrc);
/** 0000 0110 mx10 00ss 0001 0000 rsrc rdst xchg %1%S1, %0 */
ID(xchg); DR(rdst); SPm(ss, rsrc, mx);
/*----------------------------------------------------------------------*/
/* STZ/STNZ */
/** 1111 1101 0111 im00 1110rdst stz #%1, %0 */
ID(stcc); SC(IMMex(im)); DR(rdst); S2cc(RXC_z);
/** 1111 1101 0111 im00 1111rdst stnz #%1, %0 */
ID(stcc); SC(IMMex(im)); DR(rdst); S2cc(RXC_nz);
/*----------------------------------------------------------------------*/
/* RTSD */
/** 0110 0111 rtsd #%1 */
ID(rtsd); SC(IMM(1) * 4);
/** 0011 1111 rega regb rtsd #%1, %2-%0 */
ID(rtsd); SC(IMM(1) * 4); S2R(rega); DR(regb);
/*----------------------------------------------------------------------*/
/* AND */
/** 0110 0100 immm rdst and #%1, %0 */
ID(and); SC(immm); DR(rdst); F__SZ_;
/** 0111 01im 0010 rdst and #%1, %0 */
ID(and); SC(IMMex(im)); DR(rdst); F__SZ_;
/** 0101 00ss rsrc rdst and %1%S1, %0 */
ID(and); SP(ss, rsrc); DR(rdst); F__SZ_;
/** 0000 0110 mx01 00ss rsrc rdst and %1%S1, %0 */
ID(and); SPm(ss, rsrc, mx); DR(rdst); F__SZ_;
/** 1111 1111 0100 rdst srca srcb and %2, %1, %0 */
ID(and); DR(rdst); SR(srcb); S2R(srca); F__SZ_;
/*----------------------------------------------------------------------*/
/* OR */
/** 0110 0101 immm rdst or #%1, %0 */
ID(or); SC(immm); DR(rdst); F__SZ_;
/** 0111 01im 0011 rdst or #%1, %0 */
ID(or); SC(IMMex(im)); DR(rdst); F__SZ_;
/** 0101 01ss rsrc rdst or %1%S1, %0 */
ID(or); SP(ss, rsrc); DR(rdst); F__SZ_;
/** 0000 0110 mx01 01ss rsrc rdst or %1%S1, %0 */
ID(or); SPm(ss, rsrc, mx); DR(rdst); F__SZ_;
/** 1111 1111 0101 rdst srca srcb or %2, %1, %0 */
ID(or); DR(rdst); SR(srcb); S2R(srca); F__SZ_;
/*----------------------------------------------------------------------*/
/* XOR */
/** 1111 1101 0111 im00 1101rdst xor #%1, %0 */
ID(xor); SC(IMMex(im)); DR(rdst); F__SZ_;
/** 1111 1100 0011 01ss rsrc rdst xor %1%S1, %0 */
ID(xor); SP(ss, rsrc); DR(rdst); F__SZ_;
/** 0000 0110 mx10 00ss 0000 1101 rsrc rdst xor %1%S1, %0 */
ID(xor); SPm(ss, rsrc, mx); DR(rdst); F__SZ_;
/*----------------------------------------------------------------------*/
/* NOT */
/** 0111 1110 0000 rdst not %0 */
ID(xor); DR(rdst); SR(rdst); S2C(~0); F__SZ_;
/** 1111 1100 0011 1011 rsrc rdst not %1, %0 */
ID(xor); DR(rdst); SR(rsrc); S2C(~0); F__SZ_;
/*----------------------------------------------------------------------*/
/* TST */
/** 1111 1101 0111 im00 1100rdst tst #%1, %2 */
ID(and); SC(IMMex(im)); S2R(rdst); F__SZ_;
/** 1111 1100 0011 00ss rsrc rdst tst %1%S1, %2 */
ID(and); SP(ss, rsrc); S2R(rdst); F__SZ_;
/** 0000 0110 mx10 00ss 0000 1100 rsrc rdst tst %1%S1, %2 */
ID(and); SPm(ss, rsrc, mx); S2R(rdst); F__SZ_;
/*----------------------------------------------------------------------*/
/* NEG */
/** 0111 1110 0001 rdst neg %0 */
ID(sub); DR(rdst); SC(0); S2R(rdst); F_OSZC;
/** 1111 1100 0000 0111 rsrc rdst neg %2, %0 */
ID(sub); DR(rdst); SC(0); S2R(rsrc); F_OSZC;
/*----------------------------------------------------------------------*/
/* ADC */
/** 1111 1101 0111 im00 0010rdst adc #%1, %0 */
ID(adc); SC(IMMex(im)); DR(rdst); F_OSZC;
/** 1111 1100 0000 1011 rsrc rdst adc %1, %0 */
ID(adc); SR(rsrc); DR(rdst); F_OSZC;
/** 0000 0110 1010 00ss 0000 0010 rsrc rdst adc %1%S1, %0 */
ID(adc); SPm(ss, rsrc, 2); DR(rdst); F_OSZC;
/*----------------------------------------------------------------------*/
/* ADD */
/** 0110 0010 immm rdst add #%1, %0 */
ID(add); SC(immm); DR(rdst); F_OSZC;
/** 0100 10ss rsrc rdst add %1%S1, %0 */
ID(add); SP(ss, rsrc); DR(rdst); F_OSZC;
/** 0000 0110 mx00 10ss rsrc rdst add %1%S1, %0 */
ID(add); SPm(ss, rsrc, mx); DR(rdst); F_OSZC;
/** 0111 00im rsrc rdst add #%1, %2, %0 */
ID(add); SC(IMMex(im)); S2R(rsrc); DR(rdst); F_OSZC;
/** 1111 1111 0010 rdst srca srcb add %2, %1, %0 */
ID(add); DR(rdst); SR(srcb); S2R(srca); F_OSZC;
/*----------------------------------------------------------------------*/
/* CMP */
/** 0110 0001 immm rdst cmp #%2, %1 */
ID(sub); S2C(immm); SR(rdst); F_OSZC;
/** 0111 01im 0000 rsrc cmp #%2, %1%S1 */
ID(sub); SR(rsrc); S2C(IMMex(im)); F_OSZC;
/** 0111 0101 0101 rsrc cmp #%2, %1 */
ID(sub); SR(rsrc); S2C(IMM(1)); F_OSZC;
/** 0100 01ss rsrc rdst cmp %2%S2, %1 */
ID(sub); S2P(ss, rsrc); SR(rdst); F_OSZC;
/** 0000 0110 mx00 01ss rsrc rdst cmp %2%S2, %1 */
ID(sub); S2Pm(ss, rsrc, mx); SR(rdst); F_OSZC;
/*----------------------------------------------------------------------*/
/* SUB */
/** 0110 0000 immm rdst sub #%2, %0 */
ID(sub); S2C(immm); SR(rdst); DR(rdst); F_OSZC;
/** 0100 00ss rsrc rdst sub %2%S2, %1 */
ID(sub); S2P(ss, rsrc); SR(rdst); DR(rdst); F_OSZC;
/** 0000 0110 mx00 00ss rsrc rdst sub %2%S2, %1 */
ID(sub); S2Pm(ss, rsrc, mx); SR(rdst); DR(rdst); F_OSZC;
/** 1111 1111 0000 rdst srca srcb sub %2, %1, %0 */
ID(sub); DR(rdst); SR(srcb); S2R(srca); F_OSZC;
/*----------------------------------------------------------------------*/
/* SBB */
/** 1111 1100 0000 0011 rsrc rdst sbb %1, %0 */
ID(sbb); SR (rsrc); DR(rdst); F_OSZC;
/* FIXME: only supports .L */
/** 0000 0110 mx10 00sp 0000 0000 rsrc rdst sbb %1%S1, %0 */
ID(sbb); SPm(sp, rsrc, mx); DR(rdst); F_OSZC;
/*----------------------------------------------------------------------*/
/* ABS */
/** 0111 1110 0010 rdst abs %0 */
ID(abs); DR(rdst); SR(rdst); F_OSZ_;
/** 1111 1100 0000 1111 rsrc rdst abs %1, %0 */
ID(abs); DR(rdst); SR(rsrc); F_OSZ_;
/*----------------------------------------------------------------------*/
/* MAX */
/** 1111 1101 0111 im00 0100rdst max #%1, %0 */
ID(max); DR(rdst); SC(IMMex(im));
/** 1111 1100 0001 00ss rsrc rdst max %1%S1, %0 */
if (ss == 3 && rsrc == 0 && rdst == 0)
{
ID(nop3);
rx->syntax = "nop";
}
else
{
ID(max); SP(ss, rsrc); DR(rdst);
}
/** 0000 0110 mx10 00ss 0000 0100 rsrc rdst max %1%S1, %0 */
ID(max); SPm(ss, rsrc, mx); DR(rdst);
/*----------------------------------------------------------------------*/
/* MIN */
/** 1111 1101 0111 im00 0101rdst min #%1, %0 */
ID(min); DR(rdst); SC(IMMex(im));
/** 1111 1100 0001 01ss rsrc rdst min %1%S1, %0 */
ID(min); SP(ss, rsrc); DR(rdst);
/** 0000 0110 mx10 00ss 0000 0101 rsrc rdst min %1%S1, %0 */
ID(min); SPm(ss, rsrc, mx); DR(rdst);
/*----------------------------------------------------------------------*/
/* MUL */
/** 0110 0011 immm rdst mul #%1, %0 */
ID(mul); DR(rdst); SC(immm); F_____;
/** 0111 01im 0001rdst mul #%1, %0 */
ID(mul); DR(rdst); SC(IMMex(im)); F_____;
/** 0100 11ss rsrc rdst mul %1%S1, %0 */
ID(mul); SP(ss, rsrc); DR(rdst); F_____;
/** 0000 0110 mx00 11ss rsrc rdst mul %1%S1, %0 */
ID(mul); SPm(ss, rsrc, mx); DR(rdst); F_____;
/** 1111 1111 0011 rdst srca srcb mul %2, %1, %0 */
ID(mul); DR(rdst); SR(srcb); S2R(srca); F_____;
/*----------------------------------------------------------------------*/
/* EMUL */
/** 1111 1101 0111 im00 0110rdst emul #%1, %0 */
ID(emul); DR(rdst); SC(IMMex(im));
/** 1111 1100 0001 10ss rsrc rdst emul %1%S1, %0 */
ID(emul); SP(ss, rsrc); DR(rdst);
/** 0000 0110 mx10 00ss 0000 0110 rsrc rdst emul %1%S1, %0 */
ID(emul); SPm(ss, rsrc, mx); DR(rdst);
/*----------------------------------------------------------------------*/
/* EMULU */
/** 1111 1101 0111 im00 0111rdst emulu #%1, %0 */
ID(emulu); DR(rdst); SC(IMMex(im));
/** 1111 1100 0001 11ss rsrc rdst emulu %1%S1, %0 */
ID(emulu); SP(ss, rsrc); DR(rdst);
/** 0000 0110 mx10 00ss 0000 0111 rsrc rdst emulu %1%S1, %0 */
ID(emulu); SPm(ss, rsrc, mx); DR(rdst);
/*----------------------------------------------------------------------*/
/* DIV */
/** 1111 1101 0111 im00 1000rdst div #%1, %0 */
ID(div); DR(rdst); SC(IMMex(im)); F_O___;
/** 1111 1100 0010 00ss rsrc rdst div %1%S1, %0 */
ID(div); SP(ss, rsrc); DR(rdst); F_O___;
/** 0000 0110 mx10 00ss 0000 1000 rsrc rdst div %1%S1, %0 */
ID(div); SPm(ss, rsrc, mx); DR(rdst); F_O___;
/*----------------------------------------------------------------------*/
/* DIVU */
/** 1111 1101 0111 im00 1001rdst divu #%1, %0 */
ID(divu); DR(rdst); SC(IMMex(im)); F_O___;
/** 1111 1100 0010 01ss rsrc rdst divu %1%S1, %0 */
ID(divu); SP(ss, rsrc); DR(rdst); F_O___;
/** 0000 0110 mx10 00ss 0000 1001 rsrc rdst divu %1%S1, %0 */
ID(divu); SPm(ss, rsrc, mx); DR(rdst); F_O___;
/*----------------------------------------------------------------------*/
/* SHIFT */
/** 0110 110i mmmm rdst shll #%2, %0 */
ID(shll); S2C(i*16+mmmm); SR(rdst); DR(rdst); F_OSZC;
/** 1111 1101 0110 0010 rsrc rdst shll %2, %0 */
ID(shll); S2R(rsrc); SR(rdst); DR(rdst); F_OSZC;
/** 1111 1101 110immmm rsrc rdst shll #%2, %1, %0 */
ID(shll); S2C(immmm); SR(rsrc); DR(rdst); F_OSZC;
/** 0110 101i mmmm rdst shar #%2, %0 */
ID(shar); S2C(i*16+mmmm); SR(rdst); DR(rdst); F_0SZC;
/** 1111 1101 0110 0001 rsrc rdst shar %2, %0 */
ID(shar); S2R(rsrc); SR(rdst); DR(rdst); F_0SZC;
/** 1111 1101 101immmm rsrc rdst shar #%2, %1, %0 */
ID(shar); S2C(immmm); SR(rsrc); DR(rdst); F_0SZC;
/** 0110 100i mmmm rdst shlr #%2, %0 */
ID(shlr); S2C(i*16+mmmm); SR(rdst); DR(rdst); F__SZC;
/** 1111 1101 0110 0000 rsrc rdst shlr %2, %0 */
ID(shlr); S2R(rsrc); SR(rdst); DR(rdst); F__SZC;
/** 1111 1101 100immmm rsrc rdst shlr #%2, %1, %0 */
ID(shlr); S2C(immmm); SR(rsrc); DR(rdst); F__SZC;
/*----------------------------------------------------------------------*/
/* ROTATE */
/** 0111 1110 0101 rdst rolc %0 */
ID(rolc); DR(rdst); F__SZC;
/** 0111 1110 0100 rdst rorc %0 */
ID(rorc); DR(rdst); F__SZC;
/** 1111 1101 0110 111i mmmm rdst rotl #%1, %0 */
ID(rotl); SC(i*16+mmmm); DR(rdst); F__SZC;
/** 1111 1101 0110 0110 rsrc rdst rotl %1, %0 */
ID(rotl); SR(rsrc); DR(rdst); F__SZC;
/** 1111 1101 0110 110i mmmm rdst rotr #%1, %0 */
ID(rotr); SC(i*16+mmmm); DR(rdst); F__SZC;
/** 1111 1101 0110 0100 rsrc rdst rotr %1, %0 */
ID(rotr); SR(rsrc); DR(rdst); F__SZC;
/** 1111 1101 0110 0101 rsrc rdst revw %1, %0 */
ID(revw); SR(rsrc); DR(rdst);
/** 1111 1101 0110 0111 rsrc rdst revl %1, %0 */
ID(revl); SR(rsrc); DR(rdst);
/*----------------------------------------------------------------------*/
/* BRANCH */
/** 0001 n dsp b%1.s %a0 */
ID(branch); Scc(n); DC(pc + dsp3map[dsp]);
/** 0010 cond b%1.b %a0 */
ID(branch); Scc(cond); DC(pc + IMMex (1));
/** 0011 101c b%1.w %a0 */
ID(branch); Scc(c); DC(pc + IMMex (2));
/** 0000 1dsp bra.s %a0 */
ID(branch); DC(pc + dsp3map[dsp]);
/** 0010 1110 bra.b %a0 */
ID(branch); DC(pc + IMMex(1));
/** 0011 1000 bra.w %a0 */
ID(branch); DC(pc + IMMex(2));
/** 0000 0100 bra.a %a0 */
ID(branch); DC(pc + IMMex(3));
/** 0111 1111 0100 rsrc bra.l %0 */
ID(branchrel); DR(rsrc);
/** 0111 1111 0000 rsrc jmp %0 */
ID(branch); DR(rsrc);
/** 0111 1111 0001 rsrc jsr %0 */
ID(jsr); DR(rsrc);
/** 0011 1001 bsr.w %a0 */
ID(jsr); DC(pc + IMMex(2));
/** 0000 0101 bsr.a %a0 */
ID(jsr); DC(pc + IMMex(3));
/** 0111 1111 0101 rsrc bsr.l %0 */
ID(jsrrel); DR(rsrc);
/** 0000 0010 rts */
ID(rts);
/*----------------------------------------------------------------------*/
/* NOP */
/** 0000 0011 nop */
ID(nop);
/*----------------------------------------------------------------------*/
/* STRING FUNCTIONS */
/** 0111 1111 1000 0011 scmpu */
ID(scmpu); F___ZC;
/** 0111 1111 1000 0111 smovu */
ID(smovu);
/** 0111 1111 1000 1011 smovb */
ID(smovb);
/** 0111 1111 1000 00sz suntil%s */
ID(suntil); BWL(sz); F___ZC;
/** 0111 1111 1000 01sz swhile%s */
ID(swhile); BWL(sz); F___ZC;
/** 0111 1111 1000 1111 smovf */
ID(smovf);
/** 0111 1111 1000 10sz sstr%s */
ID(sstr); BWL(sz);
/*----------------------------------------------------------------------*/
/* RMPA */
/** 0111 1111 1000 11sz rmpa%s */
ID(rmpa); BWL(sz); F_OS__;
/*----------------------------------------------------------------------*/
/* HI/LO stuff */
/** 1111 1101 0000 0000 srca srcb mulhi %1, %2 */
ID(mulhi); SR(srca); S2R(srcb); F_____;
/** 1111 1101 0000 0001 srca srcb mullo %1, %2 */
ID(mullo); SR(srca); S2R(srcb); F_____;
/** 1111 1101 0000 0100 srca srcb machi %1, %2 */
ID(machi); SR(srca); S2R(srcb); F_____;
/** 1111 1101 0000 0101 srca srcb maclo %1, %2 */
ID(maclo); SR(srca); S2R(srcb); F_____;
/** 1111 1101 0001 0111 0000 rsrc mvtachi %1 */
ID(mvtachi); SR(rsrc); F_____;
/** 1111 1101 0001 0111 0001 rsrc mvtaclo %1 */
ID(mvtaclo); SR(rsrc); F_____;
/** 1111 1101 0001 1111 0000 rdst mvfachi %0 */
ID(mvfachi); DR(rdst); F_____;
/** 1111 1101 0001 1111 0010 rdst mvfacmi %0 */
ID(mvfacmi); DR(rdst); F_____;
/** 1111 1101 0001 1111 0001 rdst mvfaclo %0 */
ID(mvfaclo); DR(rdst); F_____;
/** 1111 1101 0001 1000 000i 0000 racw #%1 */
ID(racw); SC(i+1); F_____;
/*----------------------------------------------------------------------*/
/* SAT */
/** 0111 1110 0011 rdst sat %0 */
ID(sat); DR (rdst);
/** 0111 1111 1001 0011 satr */
ID(satr);
/*----------------------------------------------------------------------*/
/* FLOAT */
/** 1111 1101 0111 0010 0010 rdst fadd #%1, %0 */
ID(fadd); DR(rdst); SC(IMM(0)); F__SZ_;
/** 1111 1100 1000 10sd rsrc rdst fadd %1%S1, %0 */
ID(fadd); DR(rdst); SD(sd, rsrc, LSIZE); F__SZ_;
/** 1111 1101 0111 0010 0001 rdst fcmp #%1, %0 */
ID(fcmp); DR(rdst); SC(IMM(0)); F_OSZ_;
/** 1111 1100 1000 01sd rsrc rdst fcmp %1%S1, %0 */
ID(fcmp); DR(rdst); SD(sd, rsrc, LSIZE); F_OSZ_;
/** 1111 1101 0111 0010 0000 rdst fsub #%1, %0 */
ID(fsub); DR(rdst); SC(IMM(0)); F__SZ_;
/** 1111 1100 1000 00sd rsrc rdst fsub %1%S1, %0 */
ID(fsub); DR(rdst); SD(sd, rsrc, LSIZE); F__SZ_;
/** 1111 1100 1001 01sd rsrc rdst ftoi %1%S1, %0 */
ID(ftoi); DR(rdst); SD(sd, rsrc, LSIZE); F__SZ_;
/** 1111 1101 0111 0010 0011 rdst fmul #%1, %0 */
ID(fmul); DR(rdst); SC(IMM(0)); F__SZ_;
/** 1111 1100 1000 11sd rsrc rdst fmul %1%S1, %0 */
ID(fmul); DR(rdst); SD(sd, rsrc, LSIZE); F__SZ_;
/** 1111 1101 0111 0010 0100 rdst fdiv #%1, %0 */
ID(fdiv); DR(rdst); SC(IMM(0)); F__SZ_;
/** 1111 1100 1001 00sd rsrc rdst fdiv %1%S1, %0 */
ID(fdiv); DR(rdst); SD(sd, rsrc, LSIZE); F__SZ_;
/** 1111 1100 1001 10sd rsrc rdst round %1%S1, %0 */
ID(round); DR(rdst); SD(sd, rsrc, LSIZE); F__SZ_;
/** 1111 1100 0100 01sd rsrc rdst itof %1%S1, %0 */
ID(itof); DR (rdst); SP(sd, rsrc); F__SZ_;
/** 0000 0110 mx10 00sd 0001 0001 rsrc rdst itof %1%S1, %0 */
ID(itof); DR (rdst); SPm(sd, rsrc, mx); F__SZ_;
/*----------------------------------------------------------------------*/
/* BIT OPS */
/** 1111 00sd rdst 0bit bset #%1, %0%S0 */
ID(bset); BWL(BSIZE); SC(bit); DD(sd, rdst, BSIZE); F_____;
/** 1111 1100 0110 00sd rdst rsrc bset %1, %0%S0 */
ID(bset); BWL(BSIZE); SR(rsrc); DD(sd, rdst, BSIZE); F_____;
if (sd == 3) /* bset reg,reg */
BWL(LSIZE);
/** 0111 100b ittt rdst bset #%1, %0 */
ID(bset); BWL(LSIZE); SC(b*16+ittt); DR(rdst); F_____;
/** 1111 00sd rdst 1bit bclr #%1, %0%S0 */
ID(bclr); BWL(BSIZE); SC(bit); DD(sd, rdst, BSIZE); F_____;
/** 1111 1100 0110 01sd rdst rsrc bclr %1, %0%S0 */
ID(bclr); BWL(BSIZE); SR(rsrc); DD(sd, rdst, BSIZE); F_____;
if (sd == 3) /* bset reg,reg */
BWL(LSIZE);
/** 0111 101b ittt rdst bclr #%1, %0 */
ID(bclr); BWL(LSIZE); SC(b*16+ittt); DR(rdst); F_____;
/** 1111 01sd rdst 0bit btst #%2, %1%S1 */
ID(btst); BWL(BSIZE); S2C(bit); SD(sd, rdst, BSIZE); F___ZC;
/** 1111 1100 0110 10sd rdst rsrc btst %2, %1%S1 */
ID(btst); BWL(BSIZE); S2R(rsrc); SD(sd, rdst, BSIZE); F___ZC;
if (sd == 3) /* bset reg,reg */
BWL(LSIZE);
/** 0111 110b ittt rdst btst #%2, %1 */
ID(btst); BWL(LSIZE); S2C(b*16+ittt); SR(rdst); F___ZC;
/** 1111 1100 111bit sd rdst 1111 bnot #%1, %0%S0 */
ID(bnot); BWL(BSIZE); SC(bit); DD(sd, rdst, BSIZE);
/** 1111 1100 0110 11sd rdst rsrc bnot %1, %0%S0 */
ID(bnot); BWL(BSIZE); SR(rsrc); DD(sd, rdst, BSIZE);
if (sd == 3) /* bset reg,reg */
BWL(LSIZE);
/** 1111 1101 111bittt 1111 rdst bnot #%1, %0 */
ID(bnot); BWL(LSIZE); SC(bittt); DR(rdst);
/** 1111 1100 111bit sd rdst cond bm%2 #%1, %0%S0 */
ID(bmcc); BWL(BSIZE); S2cc(cond); SC(bit); DD(sd, rdst, BSIZE);
/** 1111 1101 111 bittt cond rdst bm%2 #%1, %0%S0 */
ID(bmcc); BWL(LSIZE); S2cc(cond); SC(bittt); DR(rdst);
/*----------------------------------------------------------------------*/
/* CONTROL REGISTERS */
/** 0111 1111 1011 rdst clrpsw %0 */
ID(clrpsw); DF(rdst);
/** 0111 1111 1010 rdst setpsw %0 */
ID(setpsw); DF(rdst);
/** 0111 0101 0111 0000 0000 immm mvtipl #%1 */
ID(mvtipl); SC(immm);
/** 0111 1110 111 crdst popc %0 */
ID(mov); OP(1, RX_Operand_Postinc, 0, 0); DR(crdst + 16);
/** 0111 1110 110 crsrc pushc %1 */
ID(mov); OP(0, RX_Operand_Predec, 0, 0); SR(crsrc + 16);
/** 1111 1101 0111 im11 000crdst mvtc #%1, %0 */
ID(mov); SC(IMMex(im)); DR(crdst + 16);
/** 1111 1101 0110 100c rsrc rdst mvtc %1, %0 */
ID(mov); SR(rsrc); DR(c*16+rdst + 16);
/** 1111 1101 0110 101s rsrc rdst mvfc %1, %0 */
ID(mov); SR((s*16+rsrc) + 16); DR(rdst);
/*----------------------------------------------------------------------*/
/* INTERRUPTS */
/** 0111 1111 1001 0100 rtfi */
ID(rtfi);
/** 0111 1111 1001 0101 rte */
ID(rte);
/** 0000 0000 brk */
ID(brk);
/** 0000 0001 dbt */
ID(dbt);
/** 0111 0101 0110 0000 int #%1 */
ID(int); SC(IMM(1));
/** 0111 1111 1001 0110 wait */
ID(wait);
/*----------------------------------------------------------------------*/
/* SCcnd */
/** 1111 1100 1101 sz sd rdst cond sc%1%s %0 */
ID(sccnd); BWL(sz); DD (sd, rdst, sz); Scc(cond);
/** */
return rx->n_bytes;
}
|