aboutsummaryrefslogtreecommitdiff
path: root/ld/testsuite/ld-aarch64/tlsle.s
blob: 2d68fe79d8c5380b389c3fff638ac84a84763e94 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
	.section	.tbss,"awT",%nobits
a10:
	.zero   0x7fef
a7fff:
	.zero	0x1
a8000:
	.zero	0x7fff
affff:
	.zero	0x1
a10000:
	.zero	0x7ffeffff
a7fffffff:
	.zero	0x1
a80000000:
	.zero	0x7fff0000
affff0000:
	.zero	0x0000ffff
affffffff:
	.zero	0x1234
a100001233:
	.zero	0x123356787e78
a1234567890ab:
	.zero	0xa9866f55
a1234ffff0000:
	.zero	0xfffe
a1234fffffffe:
	.zero	0x6dcb00000003
a800000000001:
	.zero	0x7ffffffffffe
affffffffffff:
	.zero	0x1234

	.text
	movz	x0, #:tprel_g1:a10
	movk	x0, #:tprel_g0_nc:a10
	movz	x0, #:tprel_g1:a7fff
	movk	x0, #:tprel_g0_nc:a7fff
	movz	x0, #:tprel_g1:a8000
	movk	x0, #:tprel_g0_nc:a8000
	movz	x0, #:tprel_g1:affff
	movk	x0, #:tprel_g0_nc:affff
	movz	x0, #:tprel_g1:a10000
	movk	x0, #:tprel_g0_nc:a10000
	movz	x0, #:tprel_g1:a7fffffff
	movk	x0, #:tprel_g0_nc:a7fffffff
	movz	x0, #:tprel_g1:a80000000
	movk	x0, #:tprel_g0_nc:a80000000
	movz	x0, #:tprel_g1:affff0000
	movk	x0, #:tprel_g0_nc:affff0000
	movz	x0, #:tprel_g1:affffffff
	movk	x0, #:tprel_g0_nc:affffffff

	movz	x0, #:tprel_g2:a10
	movk	x0, #:tprel_g1_nc:a10
	movk	x0, #:tprel_g0_nc:a10
	movz	x0, #:tprel_g2:a7fff
	movk	x0, #:tprel_g1_nc:a7fff
	movk	x0, #:tprel_g0_nc:a7fff
	movz	x0, #:tprel_g2:a8000
	movk	x0, #:tprel_g1_nc:a8000
	movk	x0, #:tprel_g0_nc:a8000
	movz	x0, #:tprel_g2:affff
	movk	x0, #:tprel_g1_nc:affff
	movk	x0, #:tprel_g0_nc:affff
	movz	x0, #:tprel_g2:a10000
	movk	x0, #:tprel_g1_nc:a10000
	movk	x0, #:tprel_g0_nc:a10000
	movz	x0, #:tprel_g2:a7fffffff
	movk	x0, #:tprel_g1_nc:a7fffffff
	movk	x0, #:tprel_g0_nc:a7fffffff
	movz	x0, #:tprel_g2:a80000000
	movk	x0, #:tprel_g1_nc:a80000000
	movk	x0, #:tprel_g0_nc:a80000000
	movz	x0, #:tprel_g2:affff0000
	movk	x0, #:tprel_g1_nc:affff0000
	movk	x0, #:tprel_g0_nc:affff0000
	movz	x0, #:tprel_g2:affffffff
	movk	x0, #:tprel_g1_nc:affffffff
	movk	x0, #:tprel_g0_nc:affffffff
	movz	x0, #:tprel_g2:a100001233
	movk	x0, #:tprel_g1_nc:a100001233
	movk	x0, #:tprel_g0_nc:a100001233
	movz	x0, #:tprel_g2:a1234567890ab
	movk	x0, #:tprel_g1_nc:a1234567890ab
	movk	x0, #:tprel_g0_nc:a1234567890ab
	movz	x0, #:tprel_g2:a1234ffff0000
	movk	x0, #:tprel_g1_nc:a1234ffff0000
	movk	x0, #:tprel_g0_nc:a1234ffff0000
	movz	x0, #:tprel_g2:a1234fffffffe
	movk	x0, #:tprel_g1_nc:a1234fffffffe
	movk	x0, #:tprel_g0_nc:a1234fffffffe
	movz	x0, #:tprel_g2:a800000000001
	movk	x0, #:tprel_g1_nc:a800000000001
	movk	x0, #:tprel_g0_nc:a800000000001
	movz	x0, #:tprel_g2:affffffffffff
	movk	x0, #:tprel_g1_nc:affffffffffff
	movk	x0, #:tprel_g0_nc:affffffffffff
	ret