1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3390
3391
3392
3393
3394
3395
3396
3397
3398
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
3431
3432
3433
3434
3435
3436
3437
3438
3439
3440
3441
3442
3443
3444
3445
3446
3447
3448
3449
3450
3451
3452
3453
3454
3455
3456
3457
3458
3459
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469
3470
3471
3472
3473
3474
3475
3476
3477
3478
3479
3480
3481
3482
3483
3484
3485
3486
3487
3488
3489
3490
3491
3492
3493
3494
3495
3496
3497
3498
3499
3500
3501
3502
3503
3504
3505
3506
3507
3508
3509
3510
3511
3512
3513
3514
3515
3516
3517
3518
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3530
3531
3532
3533
3534
3535
3536
3537
3538
3539
3540
3541
3542
3543
3544
3545
3546
3547
3548
3549
3550
3551
3552
3553
3554
3555
3556
3557
3558
3559
3560
3561
3562
3563
3564
3565
3566
3567
3568
3569
3570
3571
3572
3573
3574
3575
3576
3577
3578
3579
3580
3581
3582
3583
3584
3585
3586
3587
3588
3589
3590
3591
3592
3593
3594
3595
3596
3597
3598
3599
3600
3601
3602
3603
3604
3605
3606
3607
3608
3609
3610
3611
3612
3613
3614
3615
3616
3617
3618
3619
3620
3621
3622
3623
3624
3625
3626
3627
3628
3629
3630
3631
3632
3633
3634
3635
3636
3637
3638
3639
3640
3641
3642
3643
3644
3645
3646
3647
3648
3649
3650
3651
3652
3653
3654
3655
3656
3657
3658
3659
3660
3661
3662
3663
3664
3665
3666
3667
3668
3669
3670
3671
3672
3673
3674
3675
3676
3677
3678
3679
3680
3681
3682
3683
3684
3685
3686
3687
3688
3689
3690
3691
3692
3693
3694
3695
3696
3697
3698
3699
3700
3701
3702
3703
3704
3705
3706
3707
3708
3709
3710
3711
3712
3713
3714
3715
3716
3717
3718
3719
3720
3721
3722
3723
3724
3725
3726
3727
3728
3729
3730
3731
3732
3733
3734
3735
3736
3737
3738
3739
3740
3741
3742
3743
3744
3745
3746
3747
3748
3749
3750
3751
3752
3753
3754
3755
3756
3757
3758
3759
3760
3761
3762
3763
3764
3765
3766
3767
3768
3769
3770
3771
3772
3773
3774
3775
3776
3777
3778
3779
3780
3781
3782
3783
3784
3785
3786
3787
3788
3789
3790
3791
3792
3793
3794
3795
3796
3797
3798
3799
3800
3801
3802
3803
3804
3805
3806
3807
3808
3809
3810
3811
3812
3813
3814
3815
3816
3817
3818
3819
3820
3821
3822
3823
3824
3825
3826
3827
3828
3829
3830
3831
3832
3833
3834
3835
3836
3837
3838
3839
3840
3841
3842
3843
3844
3845
3846
3847
3848
3849
3850
3851
3852
3853
3854
3855
3856
3857
3858
3859
3860
3861
3862
3863
3864
3865
3866
3867
3868
3869
3870
3871
3872
3873
3874
3875
3876
3877
3878
3879
3880
3881
3882
3883
3884
3885
3886
3887
3888
3889
3890
3891
3892
3893
3894
3895
3896
3897
3898
3899
3900
3901
3902
3903
3904
3905
3906
3907
3908
3909
3910
3911
3912
3913
3914
3915
3916
3917
3918
3919
3920
3921
3922
3923
3924
3925
3926
3927
3928
3929
3930
3931
3932
3933
3934
3935
3936
3937
3938
3939
3940
3941
3942
3943
3944
3945
3946
3947
3948
3949
3950
3951
3952
3953
3954
3955
3956
3957
3958
3959
3960
3961
3962
3963
3964
3965
3966
3967
3968
3969
3970
3971
3972
3973
3974
3975
3976
3977
3978
3979
3980
3981
3982
3983
3984
3985
3986
3987
3988
3989
3990
3991
3992
3993
3994
3995
3996
3997
3998
3999
4000
4001
4002
4003
4004
4005
4006
4007
4008
4009
4010
4011
4012
4013
4014
4015
4016
4017
4018
4019
4020
4021
4022
4023
4024
4025
4026
4027
4028
4029
4030
4031
4032
4033
4034
4035
4036
4037
4038
4039
4040
4041
4042
4043
4044
4045
4046
4047
4048
4049
4050
4051
4052
4053
4054
4055
4056
4057
4058
4059
4060
4061
4062
4063
4064
4065
4066
4067
4068
4069
4070
4071
4072
4073
4074
4075
4076
4077
4078
4079
4080
4081
4082
4083
4084
4085
4086
4087
4088
4089
4090
4091
4092
4093
4094
4095
4096
4097
4098
4099
4100
4101
4102
4103
4104
4105
4106
4107
4108
4109
4110
4111
4112
4113
4114
4115
4116
4117
4118
4119
4120
4121
4122
4123
4124
4125
4126
4127
4128
4129
4130
4131
4132
4133
4134
4135
4136
4137
4138
4139
4140
4141
4142
4143
4144
4145
4146
4147
4148
4149
4150
4151
4152
4153
4154
4155
4156
4157
4158
4159
4160
4161
4162
4163
4164
4165
4166
4167
4168
4169
4170
4171
4172
4173
4174
4175
4176
4177
4178
4179
4180
4181
4182
4183
4184
4185
4186
4187
4188
4189
4190
4191
4192
4193
4194
4195
4196
4197
4198
4199
4200
4201
4202
4203
4204
4205
4206
4207
4208
4209
4210
4211
4212
4213
4214
4215
4216
4217
4218
4219
4220
4221
4222
4223
4224
4225
4226
4227
4228
4229
4230
4231
4232
4233
4234
4235
4236
4237
4238
4239
4240
4241
4242
4243
4244
4245
4246
4247
4248
4249
4250
4251
4252
4253
4254
4255
4256
4257
4258
4259
4260
4261
4262
4263
4264
4265
4266
4267
4268
4269
4270
4271
4272
4273
4274
4275
4276
4277
4278
4279
4280
4281
4282
4283
4284
4285
4286
4287
4288
4289
4290
4291
4292
4293
4294
4295
4296
4297
4298
4299
4300
4301
4302
4303
4304
4305
4306
4307
4308
4309
4310
4311
4312
4313
4314
4315
4316
4317
4318
4319
4320
4321
4322
4323
4324
4325
4326
4327
4328
4329
4330
4331
4332
4333
4334
4335
4336
4337
4338
4339
4340
4341
4342
4343
4344
4345
4346
4347
4348
4349
4350
4351
4352
4353
4354
4355
4356
4357
4358
4359
4360
4361
4362
4363
4364
4365
4366
4367
4368
4369
4370
4371
4372
4373
4374
4375
4376
4377
4378
4379
4380
4381
4382
4383
4384
4385
4386
4387
4388
4389
4390
4391
4392
4393
4394
4395
4396
4397
4398
4399
4400
4401
4402
4403
4404
4405
4406
4407
4408
4409
4410
4411
4412
4413
4414
4415
4416
4417
4418
4419
4420
4421
4422
4423
4424
4425
4426
4427
4428
4429
4430
4431
4432
4433
4434
4435
4436
4437
4438
4439
4440
4441
4442
4443
4444
4445
4446
4447
4448
4449
4450
4451
4452
4453
4454
4455
4456
4457
4458
4459
4460
4461
4462
4463
4464
4465
4466
4467
4468
4469
4470
4471
4472
4473
4474
4475
4476
4477
4478
4479
4480
4481
4482
4483
4484
4485
4486
4487
4488
4489
4490
4491
4492
4493
4494
4495
4496
4497
4498
4499
4500
4501
4502
4503
4504
4505
4506
4507
4508
4509
4510
4511
4512
4513
4514
4515
4516
4517
4518
4519
4520
4521
4522
4523
4524
4525
4526
4527
4528
4529
4530
4531
4532
4533
4534
4535
4536
4537
4538
4539
4540
4541
4542
4543
4544
4545
4546
4547
4548
4549
4550
4551
4552
4553
4554
4555
4556
4557
4558
4559
4560
4561
4562
4563
4564
4565
4566
4567
4568
4569
4570
4571
4572
4573
4574
4575
4576
4577
4578
4579
4580
4581
4582
4583
4584
4585
4586
4587
4588
4589
4590
4591
4592
4593
4594
4595
4596
4597
4598
4599
4600
4601
4602
4603
4604
4605
4606
4607
4608
4609
4610
4611
4612
4613
4614
4615
4616
4617
4618
4619
4620
4621
4622
4623
4624
4625
4626
4627
4628
4629
4630
4631
4632
4633
4634
4635
4636
4637
4638
4639
4640
4641
4642
4643
4644
4645
4646
4647
4648
4649
4650
4651
4652
4653
4654
4655
4656
4657
4658
4659
4660
4661
4662
4663
4664
4665
4666
4667
4668
4669
4670
4671
4672
4673
4674
4675
4676
4677
4678
4679
4680
4681
4682
4683
4684
4685
4686
4687
4688
4689
4690
4691
4692
4693
4694
4695
4696
4697
4698
4699
4700
4701
4702
4703
4704
4705
4706
4707
4708
4709
4710
4711
4712
4713
4714
4715
4716
4717
4718
4719
4720
4721
4722
4723
4724
4725
4726
4727
4728
4729
4730
4731
4732
4733
4734
4735
4736
4737
4738
4739
4740
4741
4742
4743
4744
4745
4746
4747
4748
4749
4750
4751
4752
4753
4754
4755
4756
4757
4758
4759
4760
4761
4762
4763
4764
4765
4766
4767
4768
4769
4770
4771
4772
4773
4774
4775
4776
4777
4778
4779
4780
4781
4782
4783
4784
4785
4786
4787
4788
4789
4790
4791
4792
4793
4794
4795
4796
4797
4798
4799
4800
4801
4802
4803
4804
4805
4806
4807
4808
4809
4810
4811
4812
4813
4814
4815
4816
4817
4818
4819
4820
4821
4822
4823
4824
4825
4826
4827
4828
4829
4830
4831
4832
4833
4834
4835
4836
4837
4838
4839
4840
4841
4842
4843
4844
4845
4846
4847
4848
4849
4850
4851
4852
4853
4854
4855
4856
4857
4858
4859
4860
4861
4862
4863
4864
4865
4866
4867
4868
4869
4870
4871
4872
4873
4874
4875
4876
4877
4878
4879
4880
4881
4882
4883
4884
4885
4886
4887
4888
4889
4890
4891
4892
4893
4894
4895
4896
4897
4898
4899
4900
4901
4902
4903
4904
4905
4906
4907
4908
4909
4910
4911
4912
4913
4914
4915
4916
4917
4918
4919
4920
4921
4922
4923
4924
4925
4926
4927
4928
4929
4930
4931
4932
4933
4934
4935
4936
4937
4938
4939
4940
4941
4942
4943
4944
4945
4946
4947
4948
4949
4950
4951
4952
4953
4954
4955
4956
4957
4958
4959
4960
4961
4962
4963
4964
4965
4966
4967
4968
4969
4970
4971
4972
4973
4974
4975
4976
4977
4978
4979
4980
4981
4982
4983
4984
4985
4986
4987
4988
4989
4990
4991
4992
4993
4994
4995
4996
4997
4998
4999
5000
5001
5002
5003
5004
5005
5006
5007
5008
5009
5010
5011
5012
5013
5014
5015
5016
5017
5018
5019
5020
5021
5022
5023
5024
5025
5026
5027
5028
5029
5030
5031
5032
5033
5034
5035
5036
5037
5038
5039
5040
5041
5042
5043
5044
5045
5046
5047
5048
5049
5050
5051
5052
5053
5054
5055
5056
5057
5058
5059
5060
5061
5062
5063
5064
5065
5066
5067
5068
5069
5070
5071
5072
5073
5074
5075
5076
5077
5078
5079
5080
5081
5082
5083
5084
5085
5086
5087
5088
5089
5090
5091
5092
5093
5094
5095
5096
5097
5098
5099
5100
5101
5102
5103
5104
5105
5106
5107
5108
5109
5110
5111
5112
5113
5114
5115
5116
5117
5118
5119
5120
5121
5122
5123
5124
5125
5126
5127
5128
5129
5130
5131
5132
5133
5134
5135
5136
5137
5138
5139
5140
5141
5142
5143
5144
5145
5146
5147
5148
5149
5150
5151
5152
5153
5154
5155
5156
5157
5158
5159
5160
5161
5162
5163
5164
5165
5166
5167
5168
5169
5170
5171
5172
5173
5174
5175
5176
5177
5178
5179
5180
5181
5182
5183
5184
5185
5186
5187
5188
5189
5190
5191
5192
5193
5194
5195
5196
5197
5198
5199
5200
5201
5202
5203
5204
5205
5206
5207
5208
5209
5210
5211
5212
5213
5214
5215
5216
5217
5218
5219
5220
5221
5222
5223
5224
5225
5226
5227
5228
5229
5230
5231
5232
5233
5234
5235
5236
5237
5238
5239
5240
5241
5242
5243
5244
5245
5246
5247
5248
5249
5250
5251
5252
5253
5254
5255
5256
5257
5258
5259
5260
5261
5262
5263
5264
5265
5266
5267
5268
5269
5270
5271
5272
5273
5274
5275
5276
5277
5278
5279
5280
5281
5282
5283
5284
5285
5286
5287
5288
5289
5290
5291
5292
5293
5294
5295
5296
5297
5298
5299
5300
5301
5302
5303
5304
5305
5306
5307
5308
5309
5310
5311
5312
5313
5314
5315
5316
5317
5318
5319
5320
5321
5322
5323
5324
5325
5326
5327
5328
5329
5330
5331
5332
5333
5334
5335
5336
5337
5338
5339
5340
5341
5342
5343
5344
5345
5346
5347
5348
5349
5350
5351
5352
5353
5354
5355
5356
5357
5358
5359
5360
5361
5362
5363
5364
5365
5366
5367
5368
5369
5370
5371
5372
5373
5374
5375
5376
5377
5378
5379
5380
5381
5382
5383
5384
5385
5386
5387
5388
5389
5390
5391
5392
5393
5394
5395
5396
5397
5398
5399
5400
5401
5402
5403
5404
5405
5406
5407
5408
5409
5410
5411
5412
5413
5414
5415
5416
5417
5418
5419
5420
5421
5422
5423
5424
5425
5426
5427
5428
5429
5430
5431
5432
5433
5434
5435
5436
5437
5438
5439
5440
5441
5442
5443
5444
5445
5446
5447
5448
5449
5450
5451
5452
5453
5454
5455
5456
5457
5458
5459
5460
5461
5462
5463
5464
5465
5466
5467
5468
5469
5470
5471
5472
5473
5474
5475
5476
5477
5478
5479
5480
5481
5482
5483
5484
5485
5486
5487
5488
5489
5490
5491
5492
5493
5494
5495
5496
5497
5498
5499
5500
5501
5502
5503
5504
5505
5506
5507
5508
5509
5510
5511
5512
5513
5514
5515
5516
5517
5518
5519
5520
5521
5522
5523
5524
5525
5526
5527
5528
5529
5530
5531
5532
5533
5534
5535
5536
5537
5538
5539
5540
5541
5542
5543
5544
5545
5546
5547
5548
5549
5550
5551
5552
5553
5554
5555
5556
5557
5558
5559
5560
5561
5562
5563
5564
5565
5566
5567
5568
5569
5570
5571
5572
5573
5574
5575
5576
5577
5578
5579
5580
5581
5582
5583
5584
5585
5586
5587
5588
5589
5590
5591
5592
5593
5594
5595
5596
5597
5598
5599
5600
5601
5602
5603
5604
5605
5606
5607
5608
5609
5610
5611
5612
5613
5614
5615
5616
5617
5618
5619
5620
5621
5622
5623
5624
5625
5626
5627
5628
5629
5630
5631
5632
5633
5634
5635
5636
5637
5638
5639
5640
5641
5642
5643
5644
5645
5646
5647
5648
5649
5650
5651
5652
5653
5654
5655
5656
5657
5658
5659
5660
5661
5662
5663
5664
5665
5666
5667
5668
5669
5670
5671
5672
5673
5674
5675
5676
5677
5678
5679
5680
5681
5682
5683
5684
5685
5686
5687
5688
5689
5690
5691
5692
5693
5694
5695
5696
5697
5698
5699
5700
5701
5702
5703
5704
5705
5706
5707
5708
5709
5710
5711
5712
5713
5714
5715
5716
5717
5718
5719
5720
5721
5722
5723
5724
5725
5726
5727
5728
5729
5730
5731
5732
5733
5734
5735
5736
5737
5738
5739
5740
5741
5742
5743
5744
5745
5746
5747
5748
5749
5750
5751
5752
5753
5754
5755
5756
5757
5758
5759
5760
5761
5762
5763
5764
5765
5766
5767
5768
5769
5770
5771
5772
5773
5774
5775
5776
5777
5778
5779
5780
5781
5782
5783
5784
5785
5786
5787
5788
5789
5790
5791
5792
5793
5794
5795
5796
5797
5798
5799
5800
5801
5802
5803
5804
5805
5806
5807
5808
5809
5810
5811
5812
5813
5814
5815
5816
5817
5818
5819
5820
5821
5822
5823
5824
5825
5826
5827
5828
5829
5830
5831
5832
5833
5834
5835
5836
5837
5838
5839
5840
5841
5842
5843
5844
5845
5846
5847
5848
5849
5850
5851
5852
5853
5854
5855
5856
5857
5858
5859
5860
5861
5862
5863
5864
5865
5866
5867
5868
5869
5870
5871
5872
5873
5874
5875
5876
5877
5878
5879
5880
5881
5882
5883
5884
5885
5886
5887
5888
5889
5890
5891
5892
5893
5894
5895
5896
5897
5898
5899
5900
5901
5902
5903
5904
5905
5906
5907
5908
5909
5910
5911
5912
5913
5914
5915
5916
5917
5918
5919
5920
5921
5922
5923
5924
5925
5926
5927
5928
5929
5930
5931
5932
5933
5934
5935
5936
5937
5938
5939
5940
5941
5942
5943
5944
5945
5946
5947
5948
5949
5950
5951
5952
5953
5954
5955
5956
5957
5958
5959
5960
5961
5962
5963
5964
5965
5966
5967
5968
5969
5970
5971
5972
5973
5974
5975
5976
5977
5978
5979
5980
5981
5982
5983
5984
5985
5986
5987
5988
5989
5990
5991
5992
5993
5994
5995
5996
5997
5998
5999
6000
6001
6002
6003
6004
6005
6006
6007
6008
6009
6010
6011
6012
6013
6014
6015
6016
6017
6018
6019
6020
6021
6022
6023
6024
6025
6026
6027
6028
6029
6030
6031
6032
6033
6034
6035
6036
6037
6038
6039
6040
6041
6042
6043
6044
6045
6046
6047
6048
6049
6050
6051
6052
6053
6054
6055
6056
6057
6058
6059
6060
6061
6062
6063
6064
6065
6066
6067
6068
6069
6070
6071
6072
6073
6074
6075
6076
6077
6078
6079
6080
6081
6082
6083
6084
6085
6086
6087
6088
6089
6090
6091
6092
6093
6094
6095
6096
6097
6098
6099
6100
6101
6102
6103
6104
6105
6106
6107
6108
6109
6110
6111
6112
6113
6114
6115
6116
6117
6118
6119
6120
6121
6122
6123
6124
6125
6126
6127
6128
6129
6130
6131
6132
6133
6134
6135
6136
6137
6138
6139
6140
6141
6142
6143
6144
6145
6146
6147
6148
6149
6150
6151
6152
6153
6154
6155
6156
6157
6158
6159
6160
6161
6162
6163
6164
6165
6166
6167
6168
6169
6170
6171
6172
6173
6174
6175
6176
6177
6178
6179
6180
6181
6182
6183
6184
6185
6186
6187
6188
6189
6190
6191
6192
6193
6194
6195
6196
6197
6198
6199
6200
6201
6202
6203
6204
6205
6206
6207
6208
6209
6210
6211
6212
6213
6214
6215
6216
6217
6218
6219
6220
6221
6222
6223
6224
6225
6226
6227
6228
6229
6230
6231
6232
6233
6234
6235
6236
6237
6238
6239
6240
6241
6242
6243
6244
6245
6246
6247
6248
6249
6250
6251
6252
6253
6254
6255
6256
6257
6258
6259
6260
6261
6262
6263
6264
6265
6266
6267
6268
6269
6270
6271
6272
6273
6274
6275
6276
6277
6278
6279
6280
6281
6282
6283
6284
6285
6286
6287
6288
6289
6290
6291
6292
6293
6294
6295
6296
6297
6298
6299
6300
6301
6302
6303
6304
6305
6306
6307
6308
6309
6310
6311
6312
6313
6314
6315
6316
6317
6318
6319
6320
6321
6322
6323
6324
6325
6326
6327
6328
6329
6330
6331
6332
6333
6334
6335
6336
6337
6338
6339
6340
6341
6342
6343
6344
6345
6346
6347
6348
6349
6350
6351
6352
6353
6354
6355
6356
6357
6358
6359
6360
6361
6362
6363
6364
6365
6366
6367
6368
6369
6370
6371
6372
6373
6374
6375
6376
6377
6378
6379
6380
6381
6382
6383
6384
6385
6386
6387
6388
6389
6390
6391
6392
6393
6394
6395
6396
6397
6398
6399
6400
6401
6402
6403
6404
6405
6406
6407
6408
6409
6410
6411
6412
6413
6414
6415
6416
6417
6418
6419
6420
6421
6422
6423
6424
6425
6426
6427
6428
6429
6430
6431
6432
6433
6434
6435
6436
6437
6438
6439
6440
6441
6442
6443
6444
6445
6446
6447
6448
6449
6450
6451
6452
6453
6454
6455
6456
6457
6458
6459
6460
6461
6462
6463
6464
6465
6466
6467
6468
6469
6470
6471
6472
6473
6474
6475
6476
6477
6478
6479
6480
6481
6482
6483
6484
6485
6486
6487
6488
6489
6490
6491
6492
6493
6494
6495
6496
6497
6498
6499
6500
6501
6502
6503
6504
6505
6506
6507
6508
6509
6510
6511
6512
6513
6514
6515
6516
6517
6518
6519
6520
6521
6522
6523
6524
6525
6526
6527
6528
6529
6530
6531
6532
6533
6534
6535
6536
6537
6538
6539
6540
6541
6542
6543
6544
6545
6546
6547
6548
6549
6550
6551
6552
6553
6554
6555
6556
6557
6558
6559
6560
6561
6562
6563
6564
6565
6566
6567
6568
6569
6570
6571
6572
6573
6574
6575
6576
6577
6578
6579
6580
6581
6582
6583
6584
6585
6586
6587
6588
6589
6590
6591
6592
6593
6594
6595
6596
6597
6598
6599
6600
6601
6602
6603
6604
6605
6606
6607
6608
6609
6610
6611
6612
6613
6614
6615
6616
6617
6618
6619
6620
6621
6622
6623
6624
6625
6626
6627
6628
6629
6630
6631
6632
6633
6634
6635
6636
6637
6638
6639
6640
6641
6642
6643
6644
6645
6646
6647
6648
6649
6650
6651
6652
6653
6654
6655
6656
6657
6658
6659
6660
6661
6662
6663
6664
6665
6666
6667
6668
6669
6670
6671
6672
6673
6674
6675
6676
6677
6678
6679
6680
6681
6682
6683
6684
6685
6686
6687
6688
6689
6690
6691
6692
6693
6694
6695
6696
6697
6698
6699
6700
6701
6702
6703
6704
6705
6706
6707
6708
6709
6710
6711
6712
6713
6714
6715
6716
6717
6718
6719
6720
6721
6722
6723
6724
6725
6726
6727
6728
6729
6730
6731
6732
6733
6734
6735
6736
6737
6738
6739
6740
6741
6742
6743
6744
6745
6746
6747
6748
6749
6750
6751
6752
6753
6754
6755
6756
6757
6758
6759
6760
6761
6762
6763
6764
6765
6766
6767
6768
6769
6770
6771
6772
6773
6774
6775
6776
6777
6778
6779
6780
6781
6782
6783
6784
6785
6786
6787
6788
6789
6790
6791
6792
6793
6794
6795
6796
6797
6798
6799
6800
6801
6802
6803
6804
6805
6806
6807
6808
6809
6810
6811
6812
6813
6814
6815
6816
6817
6818
6819
6820
6821
6822
6823
6824
6825
6826
6827
6828
6829
6830
6831
6832
6833
6834
6835
6836
6837
6838
6839
6840
6841
6842
6843
6844
6845
6846
6847
6848
6849
6850
6851
6852
6853
6854
6855
6856
6857
6858
6859
6860
6861
6862
6863
6864
6865
6866
6867
6868
6869
6870
6871
6872
6873
6874
6875
6876
6877
6878
6879
6880
6881
6882
6883
6884
6885
6886
6887
6888
6889
6890
6891
6892
6893
6894
6895
6896
6897
6898
6899
6900
6901
6902
6903
6904
6905
6906
6907
6908
6909
6910
6911
6912
6913
6914
6915
6916
6917
6918
6919
6920
6921
6922
6923
6924
6925
6926
6927
6928
6929
6930
6931
6932
6933
6934
6935
6936
6937
6938
6939
6940
6941
6942
6943
6944
6945
6946
6947
6948
6949
6950
6951
6952
6953
6954
6955
6956
6957
6958
6959
6960
6961
6962
6963
6964
6965
6966
6967
6968
6969
6970
6971
6972
6973
6974
6975
6976
6977
6978
6979
6980
6981
6982
6983
6984
6985
6986
6987
6988
6989
6990
6991
6992
6993
6994
6995
6996
6997
6998
6999
7000
7001
7002
7003
7004
7005
7006
7007
7008
7009
7010
7011
7012
7013
7014
7015
7016
7017
7018
7019
7020
7021
7022
7023
7024
7025
7026
7027
7028
7029
7030
7031
7032
7033
7034
7035
7036
7037
7038
7039
7040
7041
7042
7043
7044
7045
7046
7047
7048
7049
7050
7051
7052
7053
7054
7055
7056
7057
7058
7059
7060
7061
7062
7063
7064
7065
7066
7067
7068
7069
7070
7071
7072
7073
7074
7075
7076
7077
7078
7079
7080
7081
7082
7083
7084
7085
7086
7087
7088
7089
7090
7091
7092
7093
7094
7095
7096
7097
7098
7099
7100
7101
7102
7103
7104
7105
7106
7107
7108
7109
7110
7111
7112
7113
7114
7115
7116
7117
7118
7119
7120
7121
7122
7123
7124
7125
7126
7127
7128
7129
7130
7131
7132
7133
7134
7135
7136
7137
|
/* Target-dependent code for s390.
Copyright (C) 2001-2019 Free Software Foundation, Inc.
This file is part of GDB.
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 3 of the License, or
(at your option) any later version.
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
along with this program. If not, see <http://www.gnu.org/licenses/>. */
#include "defs.h"
#include "arch-utils.h"
#include "ax-gdb.h"
#include "dwarf2-frame.h"
#include "elf/s390.h"
#include "elf-bfd.h"
#include "frame-base.h"
#include "frame-unwind.h"
#include "gdbarch.h"
#include "gdbcore.h"
#include "infrun.h"
#include "linux-tdep.h"
#include "objfiles.h"
#include "osabi.h"
#include "record-full.h"
#include "regcache.h"
#include "reggroups.h"
#include "s390-tdep.h"
#include "target-descriptions.h"
#include "trad-frame.h"
#include "value.h"
#include "features/s390-linux32.c"
#include "features/s390x-linux64.c"
/* Holds the current set of options to be passed to the disassembler. */
static char *s390_disassembler_options;
/* Breakpoints. */
constexpr gdb_byte s390_break_insn[] = { 0x0, 0x1 };
typedef BP_MANIPULATION (s390_break_insn) s390_breakpoint;
/* Decoding S/390 instructions. */
/* Read a single instruction from address AT. */
static int
s390_readinstruction (bfd_byte instr[], CORE_ADDR at)
{
static int s390_instrlen[] = { 2, 4, 4, 6 };
int instrlen;
if (target_read_memory (at, &instr[0], 2))
return -1;
instrlen = s390_instrlen[instr[0] >> 6];
if (instrlen > 2)
{
if (target_read_memory (at + 2, &instr[2], instrlen - 2))
return -1;
}
return instrlen;
}
/* The functions below are for recognizing and decoding S/390
instructions of various formats. Each of them checks whether INSN
is an instruction of the given format, with the specified opcodes.
If it is, it sets the remaining arguments to the values of the
instruction's fields, and returns a non-zero value; otherwise, it
returns zero.
These functions' arguments appear in the order they appear in the
instruction, not in the machine-language form. So, opcodes always
come first, even though they're sometimes scattered around the
instructions. And displacements appear before base and extension
registers, as they do in the assembly syntax, not at the end, as
they do in the machine language.
Test for RI instruction format. */
static int
is_ri (bfd_byte *insn, int op1, int op2, unsigned int *r1, int *i2)
{
if (insn[0] == op1 && (insn[1] & 0xf) == op2)
{
*r1 = (insn[1] >> 4) & 0xf;
/* i2 is a 16-bit signed quantity. */
*i2 = (((insn[2] << 8) | insn[3]) ^ 0x8000) - 0x8000;
return 1;
}
else
return 0;
}
/* Test for RIL instruction format. See comment on is_ri for details. */
static int
is_ril (bfd_byte *insn, int op1, int op2,
unsigned int *r1, int *i2)
{
if (insn[0] == op1 && (insn[1] & 0xf) == op2)
{
*r1 = (insn[1] >> 4) & 0xf;
/* i2 is a signed quantity. If the host 'int' is 32 bits long,
no sign extension is necessary, but we don't want to assume
that. */
*i2 = (((insn[2] << 24)
| (insn[3] << 16)
| (insn[4] << 8)
| (insn[5])) ^ 0x80000000) - 0x80000000;
return 1;
}
else
return 0;
}
/* Test for RR instruction format. See comment on is_ri for details. */
static int
is_rr (bfd_byte *insn, int op, unsigned int *r1, unsigned int *r2)
{
if (insn[0] == op)
{
*r1 = (insn[1] >> 4) & 0xf;
*r2 = insn[1] & 0xf;
return 1;
}
else
return 0;
}
/* Test for RRE instruction format. See comment on is_ri for details. */
static int
is_rre (bfd_byte *insn, int op, unsigned int *r1, unsigned int *r2)
{
if (((insn[0] << 8) | insn[1]) == op)
{
/* Yes, insn[3]. insn[2] is unused in RRE format. */
*r1 = (insn[3] >> 4) & 0xf;
*r2 = insn[3] & 0xf;
return 1;
}
else
return 0;
}
/* Test for RS instruction format. See comment on is_ri for details. */
static int
is_rs (bfd_byte *insn, int op,
unsigned int *r1, unsigned int *r3, int *d2, unsigned int *b2)
{
if (insn[0] == op)
{
*r1 = (insn[1] >> 4) & 0xf;
*r3 = insn[1] & 0xf;
*b2 = (insn[2] >> 4) & 0xf;
*d2 = ((insn[2] & 0xf) << 8) | insn[3];
return 1;
}
else
return 0;
}
/* Test for RSY instruction format. See comment on is_ri for details. */
static int
is_rsy (bfd_byte *insn, int op1, int op2,
unsigned int *r1, unsigned int *r3, int *d2, unsigned int *b2)
{
if (insn[0] == op1
&& insn[5] == op2)
{
*r1 = (insn[1] >> 4) & 0xf;
*r3 = insn[1] & 0xf;
*b2 = (insn[2] >> 4) & 0xf;
/* The 'long displacement' is a 20-bit signed integer. */
*d2 = ((((insn[2] & 0xf) << 8) | insn[3] | (insn[4] << 12))
^ 0x80000) - 0x80000;
return 1;
}
else
return 0;
}
/* Test for RX instruction format. See comment on is_ri for details. */
static int
is_rx (bfd_byte *insn, int op,
unsigned int *r1, int *d2, unsigned int *x2, unsigned int *b2)
{
if (insn[0] == op)
{
*r1 = (insn[1] >> 4) & 0xf;
*x2 = insn[1] & 0xf;
*b2 = (insn[2] >> 4) & 0xf;
*d2 = ((insn[2] & 0xf) << 8) | insn[3];
return 1;
}
else
return 0;
}
/* Test for RXY instruction format. See comment on is_ri for details. */
static int
is_rxy (bfd_byte *insn, int op1, int op2,
unsigned int *r1, int *d2, unsigned int *x2, unsigned int *b2)
{
if (insn[0] == op1
&& insn[5] == op2)
{
*r1 = (insn[1] >> 4) & 0xf;
*x2 = insn[1] & 0xf;
*b2 = (insn[2] >> 4) & 0xf;
/* The 'long displacement' is a 20-bit signed integer. */
*d2 = ((((insn[2] & 0xf) << 8) | insn[3] | (insn[4] << 12))
^ 0x80000) - 0x80000;
return 1;
}
else
return 0;
}
/* A helper for s390_software_single_step, decides if an instruction
is a partial-execution instruction that needs to be executed until
completion when in record mode. If it is, returns 1 and writes
instruction length to a pointer. */
static int
s390_is_partial_instruction (struct gdbarch *gdbarch, CORE_ADDR loc, int *len)
{
enum bfd_endian byte_order = gdbarch_byte_order (gdbarch);
uint16_t insn;
insn = read_memory_integer (loc, 2, byte_order);
switch (insn >> 8)
{
case 0xa8: /* MVCLE */
*len = 4;
return 1;
case 0xeb:
{
insn = read_memory_integer (loc + 4, 2, byte_order);
if ((insn & 0xff) == 0x8e)
{
/* MVCLU */
*len = 6;
return 1;
}
}
break;
}
switch (insn)
{
case 0xb255: /* MVST */
case 0xb263: /* CMPSC */
case 0xb2a5: /* TRE */
case 0xb2a6: /* CU21 */
case 0xb2a7: /* CU12 */
case 0xb9b0: /* CU14 */
case 0xb9b1: /* CU24 */
case 0xb9b2: /* CU41 */
case 0xb9b3: /* CU42 */
case 0xb92a: /* KMF */
case 0xb92b: /* KMO */
case 0xb92f: /* KMC */
case 0xb92d: /* KMCTR */
case 0xb92e: /* KM */
case 0xb93c: /* PPNO */
case 0xb990: /* TRTT */
case 0xb991: /* TRTO */
case 0xb992: /* TROT */
case 0xb993: /* TROO */
*len = 4;
return 1;
}
return 0;
}
/* Implement the "software_single_step" gdbarch method, needed to single step
through instructions like MVCLE in record mode, to make sure they are
executed to completion. Without that, record will save the full length
of destination buffer on every iteration, even though the CPU will only
process about 4kiB of it each time, leading to O(n**2) memory and time
complexity. */
static std::vector<CORE_ADDR>
s390_software_single_step (struct regcache *regcache)
{
struct gdbarch *gdbarch = regcache->arch ();
CORE_ADDR loc = regcache_read_pc (regcache);
enum bfd_endian byte_order = gdbarch_byte_order (gdbarch);
int len;
uint16_t insn;
/* Special handling only if recording. */
if (!record_full_is_used ())
return {};
/* First, match a partial instruction. */
if (!s390_is_partial_instruction (gdbarch, loc, &len))
return {};
loc += len;
/* Second, look for a branch back to it. */
insn = read_memory_integer (loc, 2, byte_order);
if (insn != 0xa714) /* BRC with mask 1 */
return {};
insn = read_memory_integer (loc + 2, 2, byte_order);
if (insn != (uint16_t) -(len / 2))
return {};
loc += 4;
/* Found it, step past the whole thing. */
return {loc};
}
/* Displaced stepping. */
/* Return true if INSN is a non-branch RIL-b or RIL-c format
instruction. */
static int
is_non_branch_ril (gdb_byte *insn)
{
gdb_byte op1 = insn[0];
if (op1 == 0xc4)
{
gdb_byte op2 = insn[1] & 0x0f;
switch (op2)
{
case 0x02: /* llhrl */
case 0x04: /* lghrl */
case 0x05: /* lhrl */
case 0x06: /* llghrl */
case 0x07: /* sthrl */
case 0x08: /* lgrl */
case 0x0b: /* stgrl */
case 0x0c: /* lgfrl */
case 0x0d: /* lrl */
case 0x0e: /* llgfrl */
case 0x0f: /* strl */
return 1;
}
}
else if (op1 == 0xc6)
{
gdb_byte op2 = insn[1] & 0x0f;
switch (op2)
{
case 0x00: /* exrl */
case 0x02: /* pfdrl */
case 0x04: /* cghrl */
case 0x05: /* chrl */
case 0x06: /* clghrl */
case 0x07: /* clhrl */
case 0x08: /* cgrl */
case 0x0a: /* clgrl */
case 0x0c: /* cgfrl */
case 0x0d: /* crl */
case 0x0e: /* clgfrl */
case 0x0f: /* clrl */
return 1;
}
}
return 0;
}
typedef buf_displaced_step_closure s390_displaced_step_closure;
/* Implementation of gdbarch_displaced_step_copy_insn. */
static struct displaced_step_closure *
s390_displaced_step_copy_insn (struct gdbarch *gdbarch,
CORE_ADDR from, CORE_ADDR to,
struct regcache *regs)
{
size_t len = gdbarch_max_insn_length (gdbarch);
std::unique_ptr<s390_displaced_step_closure> closure
(new s390_displaced_step_closure (len));
gdb_byte *buf = closure->buf.data ();
read_memory (from, buf, len);
/* Adjust the displacement field of PC-relative RIL instructions,
except branches. The latter are handled in the fixup hook. */
if (is_non_branch_ril (buf))
{
LONGEST offset;
offset = extract_signed_integer (buf + 2, 4, BFD_ENDIAN_BIG);
offset = (from - to + offset * 2) / 2;
/* If the instruction is too far from the jump pad, punt. This
will usually happen with instructions in shared libraries.
We could probably support these by rewriting them to be
absolute or fully emulating them. */
if (offset < INT32_MIN || offset > INT32_MAX)
{
/* Let the core fall back to stepping over the breakpoint
in-line. */
if (debug_displaced)
{
fprintf_unfiltered (gdb_stdlog,
"displaced: can't displaced step "
"RIL instruction: offset %s out of range\n",
plongest (offset));
}
return NULL;
}
store_signed_integer (buf + 2, 4, BFD_ENDIAN_BIG, offset);
}
write_memory (to, buf, len);
if (debug_displaced)
{
fprintf_unfiltered (gdb_stdlog, "displaced: copy %s->%s: ",
paddress (gdbarch, from), paddress (gdbarch, to));
displaced_step_dump_bytes (gdb_stdlog, buf, len);
}
return closure.release ();
}
/* Fix up the state of registers and memory after having single-stepped
a displaced instruction. */
static void
s390_displaced_step_fixup (struct gdbarch *gdbarch,
struct displaced_step_closure *closure_,
CORE_ADDR from, CORE_ADDR to,
struct regcache *regs)
{
/* Our closure is a copy of the instruction. */
s390_displaced_step_closure *closure
= (s390_displaced_step_closure *) closure_;
gdb_byte *insn = closure->buf.data ();
static int s390_instrlen[] = { 2, 4, 4, 6 };
int insnlen = s390_instrlen[insn[0] >> 6];
/* Fields for various kinds of instructions. */
unsigned int b2, r1, r2, x2, r3;
int i2, d2;
/* Get current PC and addressing mode bit. */
CORE_ADDR pc = regcache_read_pc (regs);
ULONGEST amode = 0;
if (register_size (gdbarch, S390_PSWA_REGNUM) == 4)
{
regcache_cooked_read_unsigned (regs, S390_PSWA_REGNUM, &amode);
amode &= 0x80000000;
}
if (debug_displaced)
fprintf_unfiltered (gdb_stdlog,
"displaced: (s390) fixup (%s, %s) pc %s len %d amode 0x%x\n",
paddress (gdbarch, from), paddress (gdbarch, to),
paddress (gdbarch, pc), insnlen, (int) amode);
/* Handle absolute branch and save instructions. */
if (is_rr (insn, op_basr, &r1, &r2)
|| is_rx (insn, op_bas, &r1, &d2, &x2, &b2))
{
/* Recompute saved return address in R1. */
regcache_cooked_write_unsigned (regs, S390_R0_REGNUM + r1,
amode | (from + insnlen));
/* Update PC iff the instruction doesn't actually branch. */
if (insn[0] == op_basr && r2 == 0)
regcache_write_pc (regs, from + insnlen);
}
/* Handle absolute branch instructions. */
else if (is_rr (insn, op_bcr, &r1, &r2)
|| is_rx (insn, op_bc, &r1, &d2, &x2, &b2)
|| is_rr (insn, op_bctr, &r1, &r2)
|| is_rre (insn, op_bctgr, &r1, &r2)
|| is_rx (insn, op_bct, &r1, &d2, &x2, &b2)
|| is_rxy (insn, op1_bctg, op2_brctg, &r1, &d2, &x2, &b2)
|| is_rs (insn, op_bxh, &r1, &r3, &d2, &b2)
|| is_rsy (insn, op1_bxhg, op2_bxhg, &r1, &r3, &d2, &b2)
|| is_rs (insn, op_bxle, &r1, &r3, &d2, &b2)
|| is_rsy (insn, op1_bxleg, op2_bxleg, &r1, &r3, &d2, &b2))
{
/* Update PC iff branch was *not* taken. */
if (pc == to + insnlen)
regcache_write_pc (regs, from + insnlen);
}
/* Handle PC-relative branch and save instructions. */
else if (is_ri (insn, op1_bras, op2_bras, &r1, &i2)
|| is_ril (insn, op1_brasl, op2_brasl, &r1, &i2))
{
/* Update PC. */
regcache_write_pc (regs, pc - to + from);
/* Recompute saved return address in R1. */
regcache_cooked_write_unsigned (regs, S390_R0_REGNUM + r1,
amode | (from + insnlen));
}
/* Handle LOAD ADDRESS RELATIVE LONG. */
else if (is_ril (insn, op1_larl, op2_larl, &r1, &i2))
{
/* Update PC. */
regcache_write_pc (regs, from + insnlen);
/* Recompute output address in R1. */
regcache_cooked_write_unsigned (regs, S390_R0_REGNUM + r1,
amode | (from + i2 * 2));
}
/* If we executed a breakpoint instruction, point PC right back at it. */
else if (insn[0] == 0x0 && insn[1] == 0x1)
regcache_write_pc (regs, from);
/* For any other insn, adjust PC by negated displacement. PC then
points right after the original instruction, except for PC-relative
branches, where it points to the adjusted branch target. */
else
regcache_write_pc (regs, pc - to + from);
if (debug_displaced)
fprintf_unfiltered (gdb_stdlog,
"displaced: (s390) pc is now %s\n",
paddress (gdbarch, regcache_read_pc (regs)));
}
/* Implement displaced_step_hw_singlestep gdbarch method. */
static int
s390_displaced_step_hw_singlestep (struct gdbarch *gdbarch,
struct displaced_step_closure *closure)
{
return 1;
}
/* Prologue analysis. */
struct s390_prologue_data {
/* The stack. */
struct pv_area *stack;
/* The size and byte-order of a GPR or FPR. */
int gpr_size;
int fpr_size;
enum bfd_endian byte_order;
/* The general-purpose registers. */
pv_t gpr[S390_NUM_GPRS];
/* The floating-point registers. */
pv_t fpr[S390_NUM_FPRS];
/* The offset relative to the CFA where the incoming GPR N was saved
by the function prologue. 0 if not saved or unknown. */
int gpr_slot[S390_NUM_GPRS];
/* Likewise for FPRs. */
int fpr_slot[S390_NUM_FPRS];
/* Nonzero if the backchain was saved. This is assumed to be the
case when the incoming SP is saved at the current SP location. */
int back_chain_saved_p;
};
/* Return the effective address for an X-style instruction, like:
L R1, D2(X2, B2)
Here, X2 and B2 are registers, and D2 is a signed 20-bit
constant; the effective address is the sum of all three. If either
X2 or B2 are zero, then it doesn't contribute to the sum --- this
means that r0 can't be used as either X2 or B2. */
static pv_t
s390_addr (struct s390_prologue_data *data,
int d2, unsigned int x2, unsigned int b2)
{
pv_t result;
result = pv_constant (d2);
if (x2)
result = pv_add (result, data->gpr[x2]);
if (b2)
result = pv_add (result, data->gpr[b2]);
return result;
}
/* Do a SIZE-byte store of VALUE to D2(X2,B2). */
static void
s390_store (struct s390_prologue_data *data,
int d2, unsigned int x2, unsigned int b2, CORE_ADDR size,
pv_t value)
{
pv_t addr = s390_addr (data, d2, x2, b2);
pv_t offset;
/* Check whether we are storing the backchain. */
offset = pv_subtract (data->gpr[S390_SP_REGNUM - S390_R0_REGNUM], addr);
if (pv_is_constant (offset) && offset.k == 0)
if (size == data->gpr_size
&& pv_is_register_k (value, S390_SP_REGNUM, 0))
{
data->back_chain_saved_p = 1;
return;
}
/* Check whether we are storing a register into the stack. */
if (!data->stack->store_would_trash (addr))
data->stack->store (addr, size, value);
/* Note: If this is some store we cannot identify, you might think we
should forget our cached values, as any of those might have been hit.
However, we make the assumption that the register save areas are only
ever stored to once in any given function, and we do recognize these
stores. Thus every store we cannot recognize does not hit our data. */
}
/* Do a SIZE-byte load from D2(X2,B2). */
static pv_t
s390_load (struct s390_prologue_data *data,
int d2, unsigned int x2, unsigned int b2, CORE_ADDR size)
{
pv_t addr = s390_addr (data, d2, x2, b2);
/* If it's a load from an in-line constant pool, then we can
simulate that, under the assumption that the code isn't
going to change between the time the processor actually
executed it creating the current frame, and the time when
we're analyzing the code to unwind past that frame. */
if (pv_is_constant (addr))
{
struct target_section *secp;
secp = target_section_by_addr (current_top_target (), addr.k);
if (secp != NULL
&& (bfd_get_section_flags (secp->the_bfd_section->owner,
secp->the_bfd_section)
& SEC_READONLY))
return pv_constant (read_memory_integer (addr.k, size,
data->byte_order));
}
/* Check whether we are accessing one of our save slots. */
return data->stack->fetch (addr, size);
}
/* Function for finding saved registers in a 'struct pv_area'; we pass
this to pv_area::scan.
If VALUE is a saved register, ADDR says it was saved at a constant
offset from the frame base, and SIZE indicates that the whole
register was saved, record its offset in the reg_offset table in
PROLOGUE_UNTYPED. */
static void
s390_check_for_saved (void *data_untyped, pv_t addr,
CORE_ADDR size, pv_t value)
{
struct s390_prologue_data *data = (struct s390_prologue_data *) data_untyped;
int i, offset;
if (!pv_is_register (addr, S390_SP_REGNUM))
return;
offset = 16 * data->gpr_size + 32 - addr.k;
/* If we are storing the original value of a register, we want to
record the CFA offset. If the same register is stored multiple
times, the stack slot with the highest address counts. */
for (i = 0; i < S390_NUM_GPRS; i++)
if (size == data->gpr_size
&& pv_is_register_k (value, S390_R0_REGNUM + i, 0))
if (data->gpr_slot[i] == 0
|| data->gpr_slot[i] > offset)
{
data->gpr_slot[i] = offset;
return;
}
for (i = 0; i < S390_NUM_FPRS; i++)
if (size == data->fpr_size
&& pv_is_register_k (value, S390_F0_REGNUM + i, 0))
if (data->fpr_slot[i] == 0
|| data->fpr_slot[i] > offset)
{
data->fpr_slot[i] = offset;
return;
}
}
/* Analyze the prologue of the function starting at START_PC, continuing at
most until CURRENT_PC. Initialize DATA to hold all information we find
out about the state of the registers and stack slots. Return the address
of the instruction after the last one that changed the SP, FP, or back
chain; or zero on error. */
static CORE_ADDR
s390_analyze_prologue (struct gdbarch *gdbarch,
CORE_ADDR start_pc,
CORE_ADDR current_pc,
struct s390_prologue_data *data)
{
int word_size = gdbarch_ptr_bit (gdbarch) / 8;
/* Our return value:
The address of the instruction after the last one that changed
the SP, FP, or back chain; zero if we got an error trying to
read memory. */
CORE_ADDR result = start_pc;
/* The current PC for our abstract interpretation. */
CORE_ADDR pc;
/* The address of the next instruction after that. */
CORE_ADDR next_pc;
pv_area stack (S390_SP_REGNUM, gdbarch_addr_bit (gdbarch));
scoped_restore restore_stack = make_scoped_restore (&data->stack, &stack);
/* Set up everything's initial value. */
{
int i;
/* For the purpose of prologue tracking, we consider the GPR size to
be equal to the ABI word size, even if it is actually larger
(i.e. when running a 32-bit binary under a 64-bit kernel). */
data->gpr_size = word_size;
data->fpr_size = 8;
data->byte_order = gdbarch_byte_order (gdbarch);
for (i = 0; i < S390_NUM_GPRS; i++)
data->gpr[i] = pv_register (S390_R0_REGNUM + i, 0);
for (i = 0; i < S390_NUM_FPRS; i++)
data->fpr[i] = pv_register (S390_F0_REGNUM + i, 0);
for (i = 0; i < S390_NUM_GPRS; i++)
data->gpr_slot[i] = 0;
for (i = 0; i < S390_NUM_FPRS; i++)
data->fpr_slot[i] = 0;
data->back_chain_saved_p = 0;
}
/* Start interpreting instructions, until we hit the frame's
current PC or the first branch instruction. */
for (pc = start_pc; pc > 0 && pc < current_pc; pc = next_pc)
{
bfd_byte insn[S390_MAX_INSTR_SIZE];
int insn_len = s390_readinstruction (insn, pc);
bfd_byte dummy[S390_MAX_INSTR_SIZE] = { 0 };
bfd_byte *insn32 = word_size == 4 ? insn : dummy;
bfd_byte *insn64 = word_size == 8 ? insn : dummy;
/* Fields for various kinds of instructions. */
unsigned int b2, r1, r2, x2, r3;
int i2, d2;
/* The values of SP and FP before this instruction,
for detecting instructions that change them. */
pv_t pre_insn_sp, pre_insn_fp;
/* Likewise for the flag whether the back chain was saved. */
int pre_insn_back_chain_saved_p;
/* If we got an error trying to read the instruction, report it. */
if (insn_len < 0)
{
result = 0;
break;
}
next_pc = pc + insn_len;
pre_insn_sp = data->gpr[S390_SP_REGNUM - S390_R0_REGNUM];
pre_insn_fp = data->gpr[S390_FRAME_REGNUM - S390_R0_REGNUM];
pre_insn_back_chain_saved_p = data->back_chain_saved_p;
/* LHI r1, i2 --- load halfword immediate. */
/* LGHI r1, i2 --- load halfword immediate (64-bit version). */
/* LGFI r1, i2 --- load fullword immediate. */
if (is_ri (insn32, op1_lhi, op2_lhi, &r1, &i2)
|| is_ri (insn64, op1_lghi, op2_lghi, &r1, &i2)
|| is_ril (insn, op1_lgfi, op2_lgfi, &r1, &i2))
data->gpr[r1] = pv_constant (i2);
/* LR r1, r2 --- load from register. */
/* LGR r1, r2 --- load from register (64-bit version). */
else if (is_rr (insn32, op_lr, &r1, &r2)
|| is_rre (insn64, op_lgr, &r1, &r2))
data->gpr[r1] = data->gpr[r2];
/* L r1, d2(x2, b2) --- load. */
/* LY r1, d2(x2, b2) --- load (long-displacement version). */
/* LG r1, d2(x2, b2) --- load (64-bit version). */
else if (is_rx (insn32, op_l, &r1, &d2, &x2, &b2)
|| is_rxy (insn32, op1_ly, op2_ly, &r1, &d2, &x2, &b2)
|| is_rxy (insn64, op1_lg, op2_lg, &r1, &d2, &x2, &b2))
data->gpr[r1] = s390_load (data, d2, x2, b2, data->gpr_size);
/* ST r1, d2(x2, b2) --- store. */
/* STY r1, d2(x2, b2) --- store (long-displacement version). */
/* STG r1, d2(x2, b2) --- store (64-bit version). */
else if (is_rx (insn32, op_st, &r1, &d2, &x2, &b2)
|| is_rxy (insn32, op1_sty, op2_sty, &r1, &d2, &x2, &b2)
|| is_rxy (insn64, op1_stg, op2_stg, &r1, &d2, &x2, &b2))
s390_store (data, d2, x2, b2, data->gpr_size, data->gpr[r1]);
/* STD r1, d2(x2,b2) --- store floating-point register. */
else if (is_rx (insn, op_std, &r1, &d2, &x2, &b2))
s390_store (data, d2, x2, b2, data->fpr_size, data->fpr[r1]);
/* STM r1, r3, d2(b2) --- store multiple. */
/* STMY r1, r3, d2(b2) --- store multiple (long-displacement
version). */
/* STMG r1, r3, d2(b2) --- store multiple (64-bit version). */
else if (is_rs (insn32, op_stm, &r1, &r3, &d2, &b2)
|| is_rsy (insn32, op1_stmy, op2_stmy, &r1, &r3, &d2, &b2)
|| is_rsy (insn64, op1_stmg, op2_stmg, &r1, &r3, &d2, &b2))
{
for (; r1 <= r3; r1++, d2 += data->gpr_size)
s390_store (data, d2, 0, b2, data->gpr_size, data->gpr[r1]);
}
/* AHI r1, i2 --- add halfword immediate. */
/* AGHI r1, i2 --- add halfword immediate (64-bit version). */
/* AFI r1, i2 --- add fullword immediate. */
/* AGFI r1, i2 --- add fullword immediate (64-bit version). */
else if (is_ri (insn32, op1_ahi, op2_ahi, &r1, &i2)
|| is_ri (insn64, op1_aghi, op2_aghi, &r1, &i2)
|| is_ril (insn32, op1_afi, op2_afi, &r1, &i2)
|| is_ril (insn64, op1_agfi, op2_agfi, &r1, &i2))
data->gpr[r1] = pv_add_constant (data->gpr[r1], i2);
/* ALFI r1, i2 --- add logical immediate. */
/* ALGFI r1, i2 --- add logical immediate (64-bit version). */
else if (is_ril (insn32, op1_alfi, op2_alfi, &r1, &i2)
|| is_ril (insn64, op1_algfi, op2_algfi, &r1, &i2))
data->gpr[r1] = pv_add_constant (data->gpr[r1],
(CORE_ADDR)i2 & 0xffffffff);
/* AR r1, r2 -- add register. */
/* AGR r1, r2 -- add register (64-bit version). */
else if (is_rr (insn32, op_ar, &r1, &r2)
|| is_rre (insn64, op_agr, &r1, &r2))
data->gpr[r1] = pv_add (data->gpr[r1], data->gpr[r2]);
/* A r1, d2(x2, b2) -- add. */
/* AY r1, d2(x2, b2) -- add (long-displacement version). */
/* AG r1, d2(x2, b2) -- add (64-bit version). */
else if (is_rx (insn32, op_a, &r1, &d2, &x2, &b2)
|| is_rxy (insn32, op1_ay, op2_ay, &r1, &d2, &x2, &b2)
|| is_rxy (insn64, op1_ag, op2_ag, &r1, &d2, &x2, &b2))
data->gpr[r1] = pv_add (data->gpr[r1],
s390_load (data, d2, x2, b2, data->gpr_size));
/* SLFI r1, i2 --- subtract logical immediate. */
/* SLGFI r1, i2 --- subtract logical immediate (64-bit version). */
else if (is_ril (insn32, op1_slfi, op2_slfi, &r1, &i2)
|| is_ril (insn64, op1_slgfi, op2_slgfi, &r1, &i2))
data->gpr[r1] = pv_add_constant (data->gpr[r1],
-((CORE_ADDR)i2 & 0xffffffff));
/* SR r1, r2 -- subtract register. */
/* SGR r1, r2 -- subtract register (64-bit version). */
else if (is_rr (insn32, op_sr, &r1, &r2)
|| is_rre (insn64, op_sgr, &r1, &r2))
data->gpr[r1] = pv_subtract (data->gpr[r1], data->gpr[r2]);
/* S r1, d2(x2, b2) -- subtract. */
/* SY r1, d2(x2, b2) -- subtract (long-displacement version). */
/* SG r1, d2(x2, b2) -- subtract (64-bit version). */
else if (is_rx (insn32, op_s, &r1, &d2, &x2, &b2)
|| is_rxy (insn32, op1_sy, op2_sy, &r1, &d2, &x2, &b2)
|| is_rxy (insn64, op1_sg, op2_sg, &r1, &d2, &x2, &b2))
data->gpr[r1] = pv_subtract (data->gpr[r1],
s390_load (data, d2, x2, b2, data->gpr_size));
/* LA r1, d2(x2, b2) --- load address. */
/* LAY r1, d2(x2, b2) --- load address (long-displacement version). */
else if (is_rx (insn, op_la, &r1, &d2, &x2, &b2)
|| is_rxy (insn, op1_lay, op2_lay, &r1, &d2, &x2, &b2))
data->gpr[r1] = s390_addr (data, d2, x2, b2);
/* LARL r1, i2 --- load address relative long. */
else if (is_ril (insn, op1_larl, op2_larl, &r1, &i2))
data->gpr[r1] = pv_constant (pc + i2 * 2);
/* BASR r1, 0 --- branch and save.
Since r2 is zero, this saves the PC in r1, but doesn't branch. */
else if (is_rr (insn, op_basr, &r1, &r2)
&& r2 == 0)
data->gpr[r1] = pv_constant (next_pc);
/* BRAS r1, i2 --- branch relative and save. */
else if (is_ri (insn, op1_bras, op2_bras, &r1, &i2))
{
data->gpr[r1] = pv_constant (next_pc);
next_pc = pc + i2 * 2;
/* We'd better not interpret any backward branches. We'll
never terminate. */
if (next_pc <= pc)
break;
}
/* BRC/BRCL -- branch relative on condition. Ignore "branch
never", branch to following instruction, and "conditional
trap" (BRC +2). Otherwise terminate search. */
else if (is_ri (insn, op1_brc, op2_brc, &r1, &i2))
{
if (r1 != 0 && i2 != 1 && i2 != 2)
break;
}
else if (is_ril (insn, op1_brcl, op2_brcl, &r1, &i2))
{
if (r1 != 0 && i2 != 3)
break;
}
/* Terminate search when hitting any other branch instruction. */
else if (is_rr (insn, op_basr, &r1, &r2)
|| is_rx (insn, op_bas, &r1, &d2, &x2, &b2)
|| is_rr (insn, op_bcr, &r1, &r2)
|| is_rx (insn, op_bc, &r1, &d2, &x2, &b2)
|| is_ril (insn, op1_brasl, op2_brasl, &r2, &i2))
break;
else
{
/* An instruction we don't know how to simulate. The only
safe thing to do would be to set every value we're tracking
to 'unknown'. Instead, we'll be optimistic: we assume that
we *can* interpret every instruction that the compiler uses
to manipulate any of the data we're interested in here --
then we can just ignore anything else. */
}
/* Record the address after the last instruction that changed
the FP, SP, or backlink. Ignore instructions that changed
them back to their original values --- those are probably
restore instructions. (The back chain is never restored,
just popped.) */
{
pv_t sp = data->gpr[S390_SP_REGNUM - S390_R0_REGNUM];
pv_t fp = data->gpr[S390_FRAME_REGNUM - S390_R0_REGNUM];
if ((! pv_is_identical (pre_insn_sp, sp)
&& ! pv_is_register_k (sp, S390_SP_REGNUM, 0)
&& sp.kind != pvk_unknown)
|| (! pv_is_identical (pre_insn_fp, fp)
&& ! pv_is_register_k (fp, S390_FRAME_REGNUM, 0)
&& fp.kind != pvk_unknown)
|| pre_insn_back_chain_saved_p != data->back_chain_saved_p)
result = next_pc;
}
}
/* Record where all the registers were saved. */
data->stack->scan (s390_check_for_saved, data);
return result;
}
/* Advance PC across any function entry prologue instructions to reach
some "real" code. */
static CORE_ADDR
s390_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)
{
struct s390_prologue_data data;
CORE_ADDR skip_pc, func_addr;
if (find_pc_partial_function (pc, NULL, &func_addr, NULL))
{
CORE_ADDR post_prologue_pc
= skip_prologue_using_sal (gdbarch, func_addr);
if (post_prologue_pc != 0)
return std::max (pc, post_prologue_pc);
}
skip_pc = s390_analyze_prologue (gdbarch, pc, (CORE_ADDR)-1, &data);
return skip_pc ? skip_pc : pc;
}
/* Register handling. */
/* ABI call-saved register information. */
static int
s390_register_call_saved (struct gdbarch *gdbarch, int regnum)
{
struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
switch (tdep->abi)
{
case ABI_LINUX_S390:
if ((regnum >= S390_R6_REGNUM && regnum <= S390_R15_REGNUM)
|| regnum == S390_F4_REGNUM || regnum == S390_F6_REGNUM
|| regnum == S390_A0_REGNUM)
return 1;
break;
case ABI_LINUX_ZSERIES:
if ((regnum >= S390_R6_REGNUM && regnum <= S390_R15_REGNUM)
|| (regnum >= S390_F8_REGNUM && regnum <= S390_F15_REGNUM)
|| (regnum >= S390_A0_REGNUM && regnum <= S390_A1_REGNUM))
return 1;
break;
}
return 0;
}
/* The "guess_tracepoint_registers" gdbarch method. */
static void
s390_guess_tracepoint_registers (struct gdbarch *gdbarch,
struct regcache *regcache,
CORE_ADDR addr)
{
struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
int sz = register_size (gdbarch, S390_PSWA_REGNUM);
gdb_byte *reg = (gdb_byte *) alloca (sz);
ULONGEST pswm, pswa;
/* Set PSWA from the location and a default PSWM (the only part we're
unlikely to get right is the CC). */
if (tdep->abi == ABI_LINUX_S390)
{
/* 31-bit PSWA needs high bit set (it's very unlikely the target
was in 24-bit mode). */
pswa = addr | 0x80000000UL;
pswm = 0x070d0000UL;
}
else
{
pswa = addr;
pswm = 0x0705000180000000ULL;
}
store_unsigned_integer (reg, sz, gdbarch_byte_order (gdbarch), pswa);
regcache->raw_supply (S390_PSWA_REGNUM, reg);
store_unsigned_integer (reg, sz, gdbarch_byte_order (gdbarch), pswm);
regcache->raw_supply (S390_PSWM_REGNUM, reg);
}
/* Return the name of register REGNO. Return the empty string for
registers that shouldn't be visible. */
static const char *
s390_register_name (struct gdbarch *gdbarch, int regnum)
{
if (regnum >= S390_V0_LOWER_REGNUM
&& regnum <= S390_V15_LOWER_REGNUM)
return "";
return tdesc_register_name (gdbarch, regnum);
}
/* DWARF Register Mapping. */
static const short s390_dwarf_regmap[] =
{
/* 0-15: General Purpose Registers. */
S390_R0_REGNUM, S390_R1_REGNUM, S390_R2_REGNUM, S390_R3_REGNUM,
S390_R4_REGNUM, S390_R5_REGNUM, S390_R6_REGNUM, S390_R7_REGNUM,
S390_R8_REGNUM, S390_R9_REGNUM, S390_R10_REGNUM, S390_R11_REGNUM,
S390_R12_REGNUM, S390_R13_REGNUM, S390_R14_REGNUM, S390_R15_REGNUM,
/* 16-31: Floating Point Registers / Vector Registers 0-15. */
S390_F0_REGNUM, S390_F2_REGNUM, S390_F4_REGNUM, S390_F6_REGNUM,
S390_F1_REGNUM, S390_F3_REGNUM, S390_F5_REGNUM, S390_F7_REGNUM,
S390_F8_REGNUM, S390_F10_REGNUM, S390_F12_REGNUM, S390_F14_REGNUM,
S390_F9_REGNUM, S390_F11_REGNUM, S390_F13_REGNUM, S390_F15_REGNUM,
/* 32-47: Control Registers (not mapped). */
-1, -1, -1, -1, -1, -1, -1, -1,
-1, -1, -1, -1, -1, -1, -1, -1,
/* 48-63: Access Registers. */
S390_A0_REGNUM, S390_A1_REGNUM, S390_A2_REGNUM, S390_A3_REGNUM,
S390_A4_REGNUM, S390_A5_REGNUM, S390_A6_REGNUM, S390_A7_REGNUM,
S390_A8_REGNUM, S390_A9_REGNUM, S390_A10_REGNUM, S390_A11_REGNUM,
S390_A12_REGNUM, S390_A13_REGNUM, S390_A14_REGNUM, S390_A15_REGNUM,
/* 64-65: Program Status Word. */
S390_PSWM_REGNUM,
S390_PSWA_REGNUM,
/* 66-67: Reserved. */
-1, -1,
/* 68-83: Vector Registers 16-31. */
S390_V16_REGNUM, S390_V18_REGNUM, S390_V20_REGNUM, S390_V22_REGNUM,
S390_V17_REGNUM, S390_V19_REGNUM, S390_V21_REGNUM, S390_V23_REGNUM,
S390_V24_REGNUM, S390_V26_REGNUM, S390_V28_REGNUM, S390_V30_REGNUM,
S390_V25_REGNUM, S390_V27_REGNUM, S390_V29_REGNUM, S390_V31_REGNUM,
/* End of "official" DWARF registers. The remainder of the map is
for GDB internal use only. */
/* GPR Lower Half Access. */
S390_R0_REGNUM, S390_R1_REGNUM, S390_R2_REGNUM, S390_R3_REGNUM,
S390_R4_REGNUM, S390_R5_REGNUM, S390_R6_REGNUM, S390_R7_REGNUM,
S390_R8_REGNUM, S390_R9_REGNUM, S390_R10_REGNUM, S390_R11_REGNUM,
S390_R12_REGNUM, S390_R13_REGNUM, S390_R14_REGNUM, S390_R15_REGNUM,
};
enum { s390_dwarf_reg_r0l = ARRAY_SIZE (s390_dwarf_regmap) - 16 };
/* Convert DWARF register number REG to the appropriate register
number used by GDB. */
static int
s390_dwarf_reg_to_regnum (struct gdbarch *gdbarch, int reg)
{
struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
int gdb_reg = -1;
/* In a 32-on-64 debug scenario, debug info refers to the full
64-bit GPRs. Note that call frame information still refers to
the 32-bit lower halves, because s390_adjust_frame_regnum uses
special register numbers to access GPRs. */
if (tdep->gpr_full_regnum != -1 && reg >= 0 && reg < 16)
return tdep->gpr_full_regnum + reg;
if (reg >= 0 && reg < ARRAY_SIZE (s390_dwarf_regmap))
gdb_reg = s390_dwarf_regmap[reg];
if (tdep->v0_full_regnum == -1)
{
if (gdb_reg >= S390_V16_REGNUM && gdb_reg <= S390_V31_REGNUM)
gdb_reg = -1;
}
else
{
if (gdb_reg >= S390_F0_REGNUM && gdb_reg <= S390_F15_REGNUM)
gdb_reg = gdb_reg - S390_F0_REGNUM + tdep->v0_full_regnum;
}
return gdb_reg;
}
/* Pseudo registers. */
/* Check whether REGNUM indicates a coupled general purpose register.
These pseudo-registers are composed of two adjacent gprs. */
static int
regnum_is_gpr_full (struct gdbarch_tdep *tdep, int regnum)
{
return (tdep->gpr_full_regnum != -1
&& regnum >= tdep->gpr_full_regnum
&& regnum <= tdep->gpr_full_regnum + 15);
}
/* Check whether REGNUM indicates a full vector register (v0-v15).
These pseudo-registers are composed of f0-f15 and v0l-v15l. */
static int
regnum_is_vxr_full (struct gdbarch_tdep *tdep, int regnum)
{
return (tdep->v0_full_regnum != -1
&& regnum >= tdep->v0_full_regnum
&& regnum <= tdep->v0_full_regnum + 15);
}
/* 'float' values are stored in the upper half of floating-point
registers, even though we are otherwise a big-endian platform. The
same applies to a 'float' value within a vector. */
static struct value *
s390_value_from_register (struct gdbarch *gdbarch, struct type *type,
int regnum, struct frame_id frame_id)
{
struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
struct value *value = default_value_from_register (gdbarch, type,
regnum, frame_id);
check_typedef (type);
if ((regnum >= S390_F0_REGNUM && regnum <= S390_F15_REGNUM
&& TYPE_LENGTH (type) < 8)
|| regnum_is_vxr_full (tdep, regnum)
|| (regnum >= S390_V16_REGNUM && regnum <= S390_V31_REGNUM))
set_value_offset (value, 0);
return value;
}
/* Implement pseudo_register_name tdesc method. */
static const char *
s390_pseudo_register_name (struct gdbarch *gdbarch, int regnum)
{
struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
if (regnum == tdep->pc_regnum)
return "pc";
if (regnum == tdep->cc_regnum)
return "cc";
if (regnum_is_gpr_full (tdep, regnum))
{
static const char *full_name[] = {
"r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7",
"r8", "r9", "r10", "r11", "r12", "r13", "r14", "r15"
};
return full_name[regnum - tdep->gpr_full_regnum];
}
if (regnum_is_vxr_full (tdep, regnum))
{
static const char *full_name[] = {
"v0", "v1", "v2", "v3", "v4", "v5", "v6", "v7",
"v8", "v9", "v10", "v11", "v12", "v13", "v14", "v15"
};
return full_name[regnum - tdep->v0_full_regnum];
}
internal_error (__FILE__, __LINE__, _("invalid regnum"));
}
/* Implement pseudo_register_type tdesc method. */
static struct type *
s390_pseudo_register_type (struct gdbarch *gdbarch, int regnum)
{
struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
if (regnum == tdep->pc_regnum)
return builtin_type (gdbarch)->builtin_func_ptr;
if (regnum == tdep->cc_regnum)
return builtin_type (gdbarch)->builtin_int;
if (regnum_is_gpr_full (tdep, regnum))
return builtin_type (gdbarch)->builtin_uint64;
/* For the "concatenated" vector registers use the same type as v16. */
if (regnum_is_vxr_full (tdep, regnum))
return tdesc_register_type (gdbarch, S390_V16_REGNUM);
internal_error (__FILE__, __LINE__, _("invalid regnum"));
}
/* Implement pseudo_register_read gdbarch method. */
static enum register_status
s390_pseudo_register_read (struct gdbarch *gdbarch, readable_regcache *regcache,
int regnum, gdb_byte *buf)
{
struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
enum bfd_endian byte_order = gdbarch_byte_order (gdbarch);
int regsize = register_size (gdbarch, regnum);
ULONGEST val;
if (regnum == tdep->pc_regnum)
{
enum register_status status;
status = regcache->raw_read (S390_PSWA_REGNUM, &val);
if (status == REG_VALID)
{
if (register_size (gdbarch, S390_PSWA_REGNUM) == 4)
val &= 0x7fffffff;
store_unsigned_integer (buf, regsize, byte_order, val);
}
return status;
}
if (regnum == tdep->cc_regnum)
{
enum register_status status;
status = regcache->raw_read (S390_PSWM_REGNUM, &val);
if (status == REG_VALID)
{
if (register_size (gdbarch, S390_PSWA_REGNUM) == 4)
val = (val >> 12) & 3;
else
val = (val >> 44) & 3;
store_unsigned_integer (buf, regsize, byte_order, val);
}
return status;
}
if (regnum_is_gpr_full (tdep, regnum))
{
enum register_status status;
ULONGEST val_upper;
regnum -= tdep->gpr_full_regnum;
status = regcache->raw_read (S390_R0_REGNUM + regnum, &val);
if (status == REG_VALID)
status = regcache->raw_read (S390_R0_UPPER_REGNUM + regnum,
&val_upper);
if (status == REG_VALID)
{
val |= val_upper << 32;
store_unsigned_integer (buf, regsize, byte_order, val);
}
return status;
}
if (regnum_is_vxr_full (tdep, regnum))
{
enum register_status status;
regnum -= tdep->v0_full_regnum;
status = regcache->raw_read (S390_F0_REGNUM + regnum, buf);
if (status == REG_VALID)
status = regcache->raw_read (S390_V0_LOWER_REGNUM + regnum, buf + 8);
return status;
}
internal_error (__FILE__, __LINE__, _("invalid regnum"));
}
/* Implement pseudo_register_write gdbarch method. */
static void
s390_pseudo_register_write (struct gdbarch *gdbarch, struct regcache *regcache,
int regnum, const gdb_byte *buf)
{
struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
enum bfd_endian byte_order = gdbarch_byte_order (gdbarch);
int regsize = register_size (gdbarch, regnum);
ULONGEST val, psw;
if (regnum == tdep->pc_regnum)
{
val = extract_unsigned_integer (buf, regsize, byte_order);
if (register_size (gdbarch, S390_PSWA_REGNUM) == 4)
{
regcache_raw_read_unsigned (regcache, S390_PSWA_REGNUM, &psw);
val = (psw & 0x80000000) | (val & 0x7fffffff);
}
regcache_raw_write_unsigned (regcache, S390_PSWA_REGNUM, val);
return;
}
if (regnum == tdep->cc_regnum)
{
val = extract_unsigned_integer (buf, regsize, byte_order);
regcache_raw_read_unsigned (regcache, S390_PSWM_REGNUM, &psw);
if (register_size (gdbarch, S390_PSWA_REGNUM) == 4)
val = (psw & ~((ULONGEST)3 << 12)) | ((val & 3) << 12);
else
val = (psw & ~((ULONGEST)3 << 44)) | ((val & 3) << 44);
regcache_raw_write_unsigned (regcache, S390_PSWM_REGNUM, val);
return;
}
if (regnum_is_gpr_full (tdep, regnum))
{
regnum -= tdep->gpr_full_regnum;
val = extract_unsigned_integer (buf, regsize, byte_order);
regcache_raw_write_unsigned (regcache, S390_R0_REGNUM + regnum,
val & 0xffffffff);
regcache_raw_write_unsigned (regcache, S390_R0_UPPER_REGNUM + regnum,
val >> 32);
return;
}
if (regnum_is_vxr_full (tdep, regnum))
{
regnum -= tdep->v0_full_regnum;
regcache->raw_write (S390_F0_REGNUM + regnum, buf);
regcache->raw_write (S390_V0_LOWER_REGNUM + regnum, buf + 8);
return;
}
internal_error (__FILE__, __LINE__, _("invalid regnum"));
}
/* Register groups. */
/* Implement pseudo_register_reggroup_p tdesc method. */
static int
s390_pseudo_register_reggroup_p (struct gdbarch *gdbarch, int regnum,
struct reggroup *group)
{
struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
/* We usually save/restore the whole PSW, which includes PC and CC.
However, some older gdbservers may not support saving/restoring
the whole PSW yet, and will return an XML register description
excluding those from the save/restore register groups. In those
cases, we still need to explicitly save/restore PC and CC in order
to push or pop frames. Since this doesn't hurt anything if we
already save/restore the whole PSW (it's just redundant), we add
PC and CC at this point unconditionally. */
if (group == save_reggroup || group == restore_reggroup)
return regnum == tdep->pc_regnum || regnum == tdep->cc_regnum;
if (group == vector_reggroup)
return regnum_is_vxr_full (tdep, regnum);
if (group == general_reggroup && regnum_is_vxr_full (tdep, regnum))
return 0;
return default_register_reggroup_p (gdbarch, regnum, group);
}
/* The "ax_pseudo_register_collect" gdbarch method. */
static int
s390_ax_pseudo_register_collect (struct gdbarch *gdbarch,
struct agent_expr *ax, int regnum)
{
struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
if (regnum == tdep->pc_regnum)
{
ax_reg_mask (ax, S390_PSWA_REGNUM);
}
else if (regnum == tdep->cc_regnum)
{
ax_reg_mask (ax, S390_PSWM_REGNUM);
}
else if (regnum_is_gpr_full (tdep, regnum))
{
regnum -= tdep->gpr_full_regnum;
ax_reg_mask (ax, S390_R0_REGNUM + regnum);
ax_reg_mask (ax, S390_R0_UPPER_REGNUM + regnum);
}
else if (regnum_is_vxr_full (tdep, regnum))
{
regnum -= tdep->v0_full_regnum;
ax_reg_mask (ax, S390_F0_REGNUM + regnum);
ax_reg_mask (ax, S390_V0_LOWER_REGNUM + regnum);
}
else
{
internal_error (__FILE__, __LINE__, _("invalid regnum"));
}
return 0;
}
/* The "ax_pseudo_register_push_stack" gdbarch method. */
static int
s390_ax_pseudo_register_push_stack (struct gdbarch *gdbarch,
struct agent_expr *ax, int regnum)
{
struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
if (regnum == tdep->pc_regnum)
{
ax_reg (ax, S390_PSWA_REGNUM);
if (register_size (gdbarch, S390_PSWA_REGNUM) == 4)
{
ax_zero_ext (ax, 31);
}
}
else if (regnum == tdep->cc_regnum)
{
ax_reg (ax, S390_PSWM_REGNUM);
if (register_size (gdbarch, S390_PSWA_REGNUM) == 4)
ax_const_l (ax, 12);
else
ax_const_l (ax, 44);
ax_simple (ax, aop_rsh_unsigned);
ax_zero_ext (ax, 2);
}
else if (regnum_is_gpr_full (tdep, regnum))
{
regnum -= tdep->gpr_full_regnum;
ax_reg (ax, S390_R0_REGNUM + regnum);
ax_reg (ax, S390_R0_UPPER_REGNUM + regnum);
ax_const_l (ax, 32);
ax_simple (ax, aop_lsh);
ax_simple (ax, aop_bit_or);
}
else if (regnum_is_vxr_full (tdep, regnum))
{
/* Too large to stuff on the stack. */
return 1;
}
else
{
internal_error (__FILE__, __LINE__, _("invalid regnum"));
}
return 0;
}
/* The "gen_return_address" gdbarch method. Since this is supposed to be
just a best-effort method, and we don't really have the means to run
the full unwinder here, just collect the link register. */
static void
s390_gen_return_address (struct gdbarch *gdbarch,
struct agent_expr *ax, struct axs_value *value,
CORE_ADDR scope)
{
value->type = register_type (gdbarch, S390_R14_REGNUM);
value->kind = axs_lvalue_register;
value->u.reg = S390_R14_REGNUM;
}
/* Address handling. */
/* Implement addr_bits_remove gdbarch method.
Only used for ABI_LINUX_S390. */
static CORE_ADDR
s390_addr_bits_remove (struct gdbarch *gdbarch, CORE_ADDR addr)
{
return addr & 0x7fffffff;
}
/* Implement addr_class_type_flags gdbarch method.
Only used for ABI_LINUX_ZSERIES. */
static int
s390_address_class_type_flags (int byte_size, int dwarf2_addr_class)
{
if (byte_size == 4)
return TYPE_INSTANCE_FLAG_ADDRESS_CLASS_1;
else
return 0;
}
/* Implement addr_class_type_flags_to_name gdbarch method.
Only used for ABI_LINUX_ZSERIES. */
static const char *
s390_address_class_type_flags_to_name (struct gdbarch *gdbarch, int type_flags)
{
if (type_flags & TYPE_INSTANCE_FLAG_ADDRESS_CLASS_1)
return "mode32";
else
return NULL;
}
/* Implement addr_class_name_to_type_flags gdbarch method.
Only used for ABI_LINUX_ZSERIES. */
static int
s390_address_class_name_to_type_flags (struct gdbarch *gdbarch,
const char *name,
int *type_flags_ptr)
{
if (strcmp (name, "mode32") == 0)
{
*type_flags_ptr = TYPE_INSTANCE_FLAG_ADDRESS_CLASS_1;
return 1;
}
else
return 0;
}
/* Inferior function calls. */
/* Dummy function calls. */
/* Unwrap any single-field structs in TYPE and return the effective
"inner" type. E.g., yield "float" for all these cases:
float x;
struct { float x };
struct { struct { float x; } x; };
struct { struct { struct { float x; } x; } x; };
However, if an inner type is smaller than MIN_SIZE, abort the
unwrapping. */
static struct type *
s390_effective_inner_type (struct type *type, unsigned int min_size)
{
while (TYPE_CODE (type) == TYPE_CODE_STRUCT
&& TYPE_NFIELDS (type) == 1)
{
struct type *inner = check_typedef (TYPE_FIELD_TYPE (type, 0));
if (TYPE_LENGTH (inner) < min_size)
break;
type = inner;
}
return type;
}
/* Return non-zero if TYPE should be passed like "float" or
"double". */
static int
s390_function_arg_float (struct type *type)
{
/* Note that long double as well as complex types are intentionally
excluded. */
if (TYPE_LENGTH (type) > 8)
return 0;
/* A struct containing just a float or double is passed like a float
or double. */
type = s390_effective_inner_type (type, 0);
return (TYPE_CODE (type) == TYPE_CODE_FLT
|| TYPE_CODE (type) == TYPE_CODE_DECFLOAT);
}
/* Return non-zero if TYPE should be passed like a vector. */
static int
s390_function_arg_vector (struct type *type)
{
if (TYPE_LENGTH (type) > 16)
return 0;
/* Structs containing just a vector are passed like a vector. */
type = s390_effective_inner_type (type, TYPE_LENGTH (type));
return TYPE_CODE (type) == TYPE_CODE_ARRAY && TYPE_VECTOR (type);
}
/* Determine whether N is a power of two. */
static int
is_power_of_two (unsigned int n)
{
return n && ((n & (n - 1)) == 0);
}
/* For an argument whose type is TYPE and which is not passed like a
float or vector, return non-zero if it should be passed like "int"
or "long long". */
static int
s390_function_arg_integer (struct type *type)
{
enum type_code code = TYPE_CODE (type);
if (TYPE_LENGTH (type) > 8)
return 0;
if (code == TYPE_CODE_INT
|| code == TYPE_CODE_ENUM
|| code == TYPE_CODE_RANGE
|| code == TYPE_CODE_CHAR
|| code == TYPE_CODE_BOOL
|| code == TYPE_CODE_PTR
|| TYPE_IS_REFERENCE (type))
return 1;
return ((code == TYPE_CODE_UNION || code == TYPE_CODE_STRUCT)
&& is_power_of_two (TYPE_LENGTH (type)));
}
/* Argument passing state: Internal data structure passed to helper
routines of s390_push_dummy_call. */
struct s390_arg_state
{
/* Register cache, or NULL, if we are in "preparation mode". */
struct regcache *regcache;
/* Next available general/floating-point/vector register for
argument passing. */
int gr, fr, vr;
/* Current pointer to copy area (grows downwards). */
CORE_ADDR copy;
/* Current pointer to parameter area (grows upwards). */
CORE_ADDR argp;
};
/* Prepare one argument ARG for a dummy call and update the argument
passing state AS accordingly. If the regcache field in AS is set,
operate in "write mode" and write ARG into the inferior. Otherwise
run "preparation mode" and skip all updates to the inferior. */
static void
s390_handle_arg (struct s390_arg_state *as, struct value *arg,
struct gdbarch_tdep *tdep, int word_size,
enum bfd_endian byte_order, int is_unnamed)
{
struct type *type = check_typedef (value_type (arg));
unsigned int length = TYPE_LENGTH (type);
int write_mode = as->regcache != NULL;
if (s390_function_arg_float (type))
{
/* The GNU/Linux for S/390 ABI uses FPRs 0 and 2 to pass
arguments. The GNU/Linux for zSeries ABI uses 0, 2, 4, and
6. */
if (as->fr <= (tdep->abi == ABI_LINUX_S390 ? 2 : 6))
{
/* When we store a single-precision value in an FP register,
it occupies the leftmost bits. */
if (write_mode)
as->regcache->cooked_write_part (S390_F0_REGNUM + as->fr, 0, length,
value_contents (arg));
as->fr += 2;
}
else
{
/* When we store a single-precision value in a stack slot,
it occupies the rightmost bits. */
as->argp = align_up (as->argp + length, word_size);
if (write_mode)
write_memory (as->argp - length, value_contents (arg),
length);
}
}
else if (tdep->vector_abi == S390_VECTOR_ABI_128
&& s390_function_arg_vector (type))
{
static const char use_vr[] = {24, 26, 28, 30, 25, 27, 29, 31};
if (!is_unnamed && as->vr < ARRAY_SIZE (use_vr))
{
int regnum = S390_V24_REGNUM + use_vr[as->vr] - 24;
if (write_mode)
as->regcache->cooked_write_part (regnum, 0, length,
value_contents (arg));
as->vr++;
}
else
{
if (write_mode)
write_memory (as->argp, value_contents (arg), length);
as->argp = align_up (as->argp + length, word_size);
}
}
else if (s390_function_arg_integer (type) && length <= word_size)
{
/* Initialize it just to avoid a GCC false warning. */
ULONGEST val = 0;
if (write_mode)
{
/* Place value in least significant bits of the register or
memory word and sign- or zero-extend to full word size.
This also applies to a struct or union. */
val = TYPE_UNSIGNED (type)
? extract_unsigned_integer (value_contents (arg),
length, byte_order)
: extract_signed_integer (value_contents (arg),
length, byte_order);
}
if (as->gr <= 6)
{
if (write_mode)
regcache_cooked_write_unsigned (as->regcache,
S390_R0_REGNUM + as->gr,
val);
as->gr++;
}
else
{
if (write_mode)
write_memory_unsigned_integer (as->argp, word_size,
byte_order, val);
as->argp += word_size;
}
}
else if (s390_function_arg_integer (type) && length == 8)
{
if (as->gr <= 5)
{
if (write_mode)
{
as->regcache->cooked_write (S390_R0_REGNUM + as->gr,
value_contents (arg));
as->regcache->cooked_write (S390_R0_REGNUM + as->gr + 1,
value_contents (arg) + word_size);
}
as->gr += 2;
}
else
{
/* If we skipped r6 because we couldn't fit a DOUBLE_ARG
in it, then don't go back and use it again later. */
as->gr = 7;
if (write_mode)
write_memory (as->argp, value_contents (arg), length);
as->argp += length;
}
}
else
{
/* This argument type is never passed in registers. Place the
value in the copy area and pass a pointer to it. Use 8-byte
alignment as a conservative assumption. */
as->copy = align_down (as->copy - length, 8);
if (write_mode)
write_memory (as->copy, value_contents (arg), length);
if (as->gr <= 6)
{
if (write_mode)
regcache_cooked_write_unsigned (as->regcache,
S390_R0_REGNUM + as->gr,
as->copy);
as->gr++;
}
else
{
if (write_mode)
write_memory_unsigned_integer (as->argp, word_size,
byte_order, as->copy);
as->argp += word_size;
}
}
}
/* Put the actual parameter values pointed to by ARGS[0..NARGS-1] in
place to be passed to a function, as specified by the "GNU/Linux
for S/390 ELF Application Binary Interface Supplement".
SP is the current stack pointer. We must put arguments, links,
padding, etc. whereever they belong, and return the new stack
pointer value.
If STRUCT_RETURN is non-zero, then the function we're calling is
going to return a structure by value; STRUCT_ADDR is the address of
a block we've allocated for it on the stack.
Our caller has taken care of any type promotions needed to satisfy
prototypes or the old K&R argument-passing rules. */
static CORE_ADDR
s390_push_dummy_call (struct gdbarch *gdbarch, struct value *function,
struct regcache *regcache, CORE_ADDR bp_addr,
int nargs, struct value **args, CORE_ADDR sp,
function_call_return_method return_method,
CORE_ADDR struct_addr)
{
struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
int word_size = gdbarch_ptr_bit (gdbarch) / 8;
enum bfd_endian byte_order = gdbarch_byte_order (gdbarch);
int i;
struct s390_arg_state arg_state, arg_prep;
CORE_ADDR param_area_start, new_sp;
struct type *ftype = check_typedef (value_type (function));
if (TYPE_CODE (ftype) == TYPE_CODE_PTR)
ftype = check_typedef (TYPE_TARGET_TYPE (ftype));
arg_prep.copy = sp;
arg_prep.gr = (return_method == return_method_struct) ? 3 : 2;
arg_prep.fr = 0;
arg_prep.vr = 0;
arg_prep.argp = 0;
arg_prep.regcache = NULL;
/* Initialize arg_state for "preparation mode". */
arg_state = arg_prep;
/* Update arg_state.copy with the start of the reference-to-copy area
and arg_state.argp with the size of the parameter area. */
for (i = 0; i < nargs; i++)
s390_handle_arg (&arg_state, args[i], tdep, word_size, byte_order,
TYPE_VARARGS (ftype) && i >= TYPE_NFIELDS (ftype));
param_area_start = align_down (arg_state.copy - arg_state.argp, 8);
/* Allocate the standard frame areas: the register save area, the
word reserved for the compiler, and the back chain pointer. */
new_sp = param_area_start - (16 * word_size + 32);
/* Now we have the final stack pointer. Make sure we didn't
underflow; on 31-bit, this would result in addresses with the
high bit set, which causes confusion elsewhere. Note that if we
error out here, stack and registers remain untouched. */
if (gdbarch_addr_bits_remove (gdbarch, new_sp) != new_sp)
error (_("Stack overflow"));
/* Pass the structure return address in general register 2. */
if (return_method == return_method_struct)
regcache_cooked_write_unsigned (regcache, S390_R2_REGNUM, struct_addr);
/* Initialize arg_state for "write mode". */
arg_state = arg_prep;
arg_state.argp = param_area_start;
arg_state.regcache = regcache;
/* Write all parameters. */
for (i = 0; i < nargs; i++)
s390_handle_arg (&arg_state, args[i], tdep, word_size, byte_order,
TYPE_VARARGS (ftype) && i >= TYPE_NFIELDS (ftype));
/* Store return PSWA. In 31-bit mode, keep addressing mode bit. */
if (word_size == 4)
{
ULONGEST pswa;
regcache_cooked_read_unsigned (regcache, S390_PSWA_REGNUM, &pswa);
bp_addr = (bp_addr & 0x7fffffff) | (pswa & 0x80000000);
}
regcache_cooked_write_unsigned (regcache, S390_RETADDR_REGNUM, bp_addr);
/* Store updated stack pointer. */
regcache_cooked_write_unsigned (regcache, S390_SP_REGNUM, new_sp);
/* We need to return the 'stack part' of the frame ID,
which is actually the top of the register save area. */
return param_area_start;
}
/* Assuming THIS_FRAME is a dummy, return the frame ID of that
dummy frame. The frame ID's base needs to match the TOS value
returned by push_dummy_call, and the PC match the dummy frame's
breakpoint. */
static struct frame_id
s390_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)
{
int word_size = gdbarch_ptr_bit (gdbarch) / 8;
CORE_ADDR sp = get_frame_register_unsigned (this_frame, S390_SP_REGNUM);
sp = gdbarch_addr_bits_remove (gdbarch, sp);
return frame_id_build (sp + 16*word_size + 32,
get_frame_pc (this_frame));
}
/* Implement frame_align gdbarch method. */
static CORE_ADDR
s390_frame_align (struct gdbarch *gdbarch, CORE_ADDR addr)
{
/* Both the 32- and 64-bit ABI's say that the stack pointer should
always be aligned on an eight-byte boundary. */
return (addr & -8);
}
/* Helper for s390_return_value: Set or retrieve a function return
value if it resides in a register. */
static void
s390_register_return_value (struct gdbarch *gdbarch, struct type *type,
struct regcache *regcache,
gdb_byte *out, const gdb_byte *in)
{
enum bfd_endian byte_order = gdbarch_byte_order (gdbarch);
int word_size = gdbarch_ptr_bit (gdbarch) / 8;
int length = TYPE_LENGTH (type);
int code = TYPE_CODE (type);
if (code == TYPE_CODE_FLT || code == TYPE_CODE_DECFLOAT)
{
/* Float-like value: left-aligned in f0. */
if (in != NULL)
regcache->cooked_write_part (S390_F0_REGNUM, 0, length, in);
else
regcache->cooked_read_part (S390_F0_REGNUM, 0, length, out);
}
else if (code == TYPE_CODE_ARRAY)
{
/* Vector: left-aligned in v24. */
if (in != NULL)
regcache->cooked_write_part (S390_V24_REGNUM, 0, length, in);
else
regcache->cooked_read_part (S390_V24_REGNUM, 0, length, out);
}
else if (length <= word_size)
{
/* Integer: zero- or sign-extended in r2. */
if (out != NULL)
regcache->cooked_read_part (S390_R2_REGNUM, word_size - length, length,
out);
else if (TYPE_UNSIGNED (type))
regcache_cooked_write_unsigned
(regcache, S390_R2_REGNUM,
extract_unsigned_integer (in, length, byte_order));
else
regcache_cooked_write_signed
(regcache, S390_R2_REGNUM,
extract_signed_integer (in, length, byte_order));
}
else if (length == 2 * word_size)
{
/* Double word: in r2 and r3. */
if (in != NULL)
{
regcache->cooked_write (S390_R2_REGNUM, in);
regcache->cooked_write (S390_R3_REGNUM, in + word_size);
}
else
{
regcache->cooked_read (S390_R2_REGNUM, out);
regcache->cooked_read (S390_R3_REGNUM, out + word_size);
}
}
else
internal_error (__FILE__, __LINE__, _("invalid return type"));
}
/* Implement the 'return_value' gdbarch method. */
static enum return_value_convention
s390_return_value (struct gdbarch *gdbarch, struct value *function,
struct type *type, struct regcache *regcache,
gdb_byte *out, const gdb_byte *in)
{
enum return_value_convention rvc;
type = check_typedef (type);
switch (TYPE_CODE (type))
{
case TYPE_CODE_STRUCT:
case TYPE_CODE_UNION:
case TYPE_CODE_COMPLEX:
rvc = RETURN_VALUE_STRUCT_CONVENTION;
break;
case TYPE_CODE_ARRAY:
rvc = (gdbarch_tdep (gdbarch)->vector_abi == S390_VECTOR_ABI_128
&& TYPE_LENGTH (type) <= 16 && TYPE_VECTOR (type))
? RETURN_VALUE_REGISTER_CONVENTION
: RETURN_VALUE_STRUCT_CONVENTION;
break;
default:
rvc = TYPE_LENGTH (type) <= 8
? RETURN_VALUE_REGISTER_CONVENTION
: RETURN_VALUE_STRUCT_CONVENTION;
}
if (in != NULL || out != NULL)
{
if (rvc == RETURN_VALUE_REGISTER_CONVENTION)
s390_register_return_value (gdbarch, type, regcache, out, in);
else if (in != NULL)
error (_("Cannot set function return value."));
else
error (_("Function return value unknown."));
}
return rvc;
}
/* Frame unwinding. */
/* Implmement the stack_frame_destroyed_p gdbarch method. */
static int
s390_stack_frame_destroyed_p (struct gdbarch *gdbarch, CORE_ADDR pc)
{
int word_size = gdbarch_ptr_bit (gdbarch) / 8;
/* In frameless functions, there's no frame to destroy and thus
we don't care about the epilogue.
In functions with frame, the epilogue sequence is a pair of
a LM-type instruction that restores (amongst others) the
return register %r14 and the stack pointer %r15, followed
by a branch 'br %r14' --or equivalent-- that effects the
actual return.
In that situation, this function needs to return 'true' in
exactly one case: when pc points to that branch instruction.
Thus we try to disassemble the one instructions immediately
preceding pc and check whether it is an LM-type instruction
modifying the stack pointer.
Note that disassembling backwards is not reliable, so there
is a slight chance of false positives here ... */
bfd_byte insn[6];
unsigned int r1, r3, b2;
int d2;
if (word_size == 4
&& !target_read_memory (pc - 4, insn, 4)
&& is_rs (insn, op_lm, &r1, &r3, &d2, &b2)
&& r3 == S390_SP_REGNUM - S390_R0_REGNUM)
return 1;
if (word_size == 4
&& !target_read_memory (pc - 6, insn, 6)
&& is_rsy (insn, op1_lmy, op2_lmy, &r1, &r3, &d2, &b2)
&& r3 == S390_SP_REGNUM - S390_R0_REGNUM)
return 1;
if (word_size == 8
&& !target_read_memory (pc - 6, insn, 6)
&& is_rsy (insn, op1_lmg, op2_lmg, &r1, &r3, &d2, &b2)
&& r3 == S390_SP_REGNUM - S390_R0_REGNUM)
return 1;
return 0;
}
/* Implement unwind_pc gdbarch method. */
static CORE_ADDR
s390_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)
{
struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
ULONGEST pc;
pc = frame_unwind_register_unsigned (next_frame, tdep->pc_regnum);
return gdbarch_addr_bits_remove (gdbarch, pc);
}
/* Implement unwind_sp gdbarch method. */
static CORE_ADDR
s390_unwind_sp (struct gdbarch *gdbarch, struct frame_info *next_frame)
{
ULONGEST sp;
sp = frame_unwind_register_unsigned (next_frame, S390_SP_REGNUM);
return gdbarch_addr_bits_remove (gdbarch, sp);
}
/* Helper routine to unwind pseudo registers. */
static struct value *
s390_unwind_pseudo_register (struct frame_info *this_frame, int regnum)
{
struct gdbarch *gdbarch = get_frame_arch (this_frame);
struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
struct type *type = register_type (gdbarch, regnum);
/* Unwind PC via PSW address. */
if (regnum == tdep->pc_regnum)
{
struct value *val;
val = frame_unwind_register_value (this_frame, S390_PSWA_REGNUM);
if (!value_optimized_out (val))
{
LONGEST pswa = value_as_long (val);
if (TYPE_LENGTH (type) == 4)
return value_from_pointer (type, pswa & 0x7fffffff);
else
return value_from_pointer (type, pswa);
}
}
/* Unwind CC via PSW mask. */
if (regnum == tdep->cc_regnum)
{
struct value *val;
val = frame_unwind_register_value (this_frame, S390_PSWM_REGNUM);
if (!value_optimized_out (val))
{
LONGEST pswm = value_as_long (val);
if (TYPE_LENGTH (type) == 4)
return value_from_longest (type, (pswm >> 12) & 3);
else
return value_from_longest (type, (pswm >> 44) & 3);
}
}
/* Unwind full GPRs to show at least the lower halves (as the
upper halves are undefined). */
if (regnum_is_gpr_full (tdep, regnum))
{
int reg = regnum - tdep->gpr_full_regnum;
struct value *val;
val = frame_unwind_register_value (this_frame, S390_R0_REGNUM + reg);
if (!value_optimized_out (val))
return value_cast (type, val);
}
return allocate_optimized_out_value (type);
}
/* Translate a .eh_frame register to DWARF register, or adjust a
.debug_frame register. */
static int
s390_adjust_frame_regnum (struct gdbarch *gdbarch, int num, int eh_frame_p)
{
/* See s390_dwarf_reg_to_regnum for comments. */
return (num >= 0 && num < 16) ? num + s390_dwarf_reg_r0l : num;
}
/* DWARF-2 frame unwinding. */
/* Function to unwind a pseudo-register in dwarf2_frame unwinder. Used by
s390_dwarf2_frame_init_reg. */
static struct value *
s390_dwarf2_prev_register (struct frame_info *this_frame, void **this_cache,
int regnum)
{
return s390_unwind_pseudo_register (this_frame, regnum);
}
/* Implement init_reg dwarf2_frame method. */
static void
s390_dwarf2_frame_init_reg (struct gdbarch *gdbarch, int regnum,
struct dwarf2_frame_state_reg *reg,
struct frame_info *this_frame)
{
/* The condition code (and thus PSW mask) is call-clobbered. */
if (regnum == S390_PSWM_REGNUM)
reg->how = DWARF2_FRAME_REG_UNDEFINED;
/* The PSW address unwinds to the return address. */
else if (regnum == S390_PSWA_REGNUM)
reg->how = DWARF2_FRAME_REG_RA;
/* Fixed registers are call-saved or call-clobbered
depending on the ABI in use. */
else if (regnum < S390_NUM_REGS)
{
if (s390_register_call_saved (gdbarch, regnum))
reg->how = DWARF2_FRAME_REG_SAME_VALUE;
else
reg->how = DWARF2_FRAME_REG_UNDEFINED;
}
/* We install a special function to unwind pseudos. */
else
{
reg->how = DWARF2_FRAME_REG_FN;
reg->loc.fn = s390_dwarf2_prev_register;
}
}
/* Frame unwinding. */
/* Wrapper for trad_frame_get_prev_register to allow for s390 pseudo
register translation. */
struct value *
s390_trad_frame_prev_register (struct frame_info *this_frame,
struct trad_frame_saved_reg saved_regs[],
int regnum)
{
if (regnum < S390_NUM_REGS)
return trad_frame_get_prev_register (this_frame, saved_regs, regnum);
else
return s390_unwind_pseudo_register (this_frame, regnum);
}
/* Normal stack frames. */
struct s390_unwind_cache {
CORE_ADDR func;
CORE_ADDR frame_base;
CORE_ADDR local_base;
struct trad_frame_saved_reg *saved_regs;
};
/* Unwind THIS_FRAME and write the information into unwind cache INFO using
prologue analysis. Helper for s390_frame_unwind_cache. */
static int
s390_prologue_frame_unwind_cache (struct frame_info *this_frame,
struct s390_unwind_cache *info)
{
struct gdbarch *gdbarch = get_frame_arch (this_frame);
int word_size = gdbarch_ptr_bit (gdbarch) / 8;
struct s390_prologue_data data;
pv_t *fp = &data.gpr[S390_FRAME_REGNUM - S390_R0_REGNUM];
pv_t *sp = &data.gpr[S390_SP_REGNUM - S390_R0_REGNUM];
int i;
CORE_ADDR cfa;
CORE_ADDR func;
CORE_ADDR result;
ULONGEST reg;
CORE_ADDR prev_sp;
int frame_pointer;
int size;
struct frame_info *next_frame;
/* Try to find the function start address. If we can't find it, we don't
bother searching for it -- with modern compilers this would be mostly
pointless anyway. Trust that we'll either have valid DWARF-2 CFI data
or else a valid backchain ... */
if (!get_frame_func_if_available (this_frame, &info->func))
{
info->func = -1;
return 0;
}
func = info->func;
/* Try to analyze the prologue. */
result = s390_analyze_prologue (gdbarch, func,
get_frame_pc (this_frame), &data);
if (!result)
return 0;
/* If this was successful, we should have found the instruction that
sets the stack pointer register to the previous value of the stack
pointer minus the frame size. */
if (!pv_is_register (*sp, S390_SP_REGNUM))
return 0;
/* A frame size of zero at this point can mean either a real
frameless function, or else a failure to find the prologue.
Perform some sanity checks to verify we really have a
frameless function. */
if (sp->k == 0)
{
/* If the next frame is a NORMAL_FRAME, this frame *cannot* have frame
size zero. This is only possible if the next frame is a sentinel
frame, a dummy frame, or a signal trampoline frame. */
/* FIXME: cagney/2004-05-01: This sanity check shouldn't be
needed, instead the code should simpliy rely on its
analysis. */
next_frame = get_next_frame (this_frame);
while (next_frame && get_frame_type (next_frame) == INLINE_FRAME)
next_frame = get_next_frame (next_frame);
if (next_frame
&& get_frame_type (get_next_frame (this_frame)) == NORMAL_FRAME)
return 0;
/* If we really have a frameless function, %r14 must be valid
-- in particular, it must point to a different function. */
reg = get_frame_register_unsigned (this_frame, S390_RETADDR_REGNUM);
reg = gdbarch_addr_bits_remove (gdbarch, reg) - 1;
if (get_pc_function_start (reg) == func)
{
/* However, there is one case where it *is* valid for %r14
to point to the same function -- if this is a recursive
call, and we have stopped in the prologue *before* the
stack frame was allocated.
Recognize this case by looking ahead a bit ... */
struct s390_prologue_data data2;
pv_t *sp2 = &data2.gpr[S390_SP_REGNUM - S390_R0_REGNUM];
if (!(s390_analyze_prologue (gdbarch, func, (CORE_ADDR)-1, &data2)
&& pv_is_register (*sp2, S390_SP_REGNUM)
&& sp2->k != 0))
return 0;
}
}
/* OK, we've found valid prologue data. */
size = -sp->k;
/* If the frame pointer originally also holds the same value
as the stack pointer, we're probably using it. If it holds
some other value -- even a constant offset -- it is most
likely used as temp register. */
if (pv_is_identical (*sp, *fp))
frame_pointer = S390_FRAME_REGNUM;
else
frame_pointer = S390_SP_REGNUM;
/* If we've detected a function with stack frame, we'll still have to
treat it as frameless if we're currently within the function epilog
code at a point where the frame pointer has already been restored.
This can only happen in an innermost frame. */
/* FIXME: cagney/2004-05-01: This sanity check shouldn't be needed,
instead the code should simpliy rely on its analysis. */
next_frame = get_next_frame (this_frame);
while (next_frame && get_frame_type (next_frame) == INLINE_FRAME)
next_frame = get_next_frame (next_frame);
if (size > 0
&& (next_frame == NULL
|| get_frame_type (get_next_frame (this_frame)) != NORMAL_FRAME))
{
/* See the comment in s390_stack_frame_destroyed_p on why this is
not completely reliable ... */
if (s390_stack_frame_destroyed_p (gdbarch, get_frame_pc (this_frame)))
{
memset (&data, 0, sizeof (data));
size = 0;
frame_pointer = S390_SP_REGNUM;
}
}
/* Once we know the frame register and the frame size, we can unwind
the current value of the frame register from the next frame, and
add back the frame size to arrive that the previous frame's
stack pointer value. */
prev_sp = get_frame_register_unsigned (this_frame, frame_pointer) + size;
cfa = prev_sp + 16*word_size + 32;
/* Set up ABI call-saved/call-clobbered registers. */
for (i = 0; i < S390_NUM_REGS; i++)
if (!s390_register_call_saved (gdbarch, i))
trad_frame_set_unknown (info->saved_regs, i);
/* CC is always call-clobbered. */
trad_frame_set_unknown (info->saved_regs, S390_PSWM_REGNUM);
/* Record the addresses of all register spill slots the prologue parser
has recognized. Consider only registers defined as call-saved by the
ABI; for call-clobbered registers the parser may have recognized
spurious stores. */
for (i = 0; i < 16; i++)
if (s390_register_call_saved (gdbarch, S390_R0_REGNUM + i)
&& data.gpr_slot[i] != 0)
info->saved_regs[S390_R0_REGNUM + i].addr = cfa - data.gpr_slot[i];
for (i = 0; i < 16; i++)
if (s390_register_call_saved (gdbarch, S390_F0_REGNUM + i)
&& data.fpr_slot[i] != 0)
info->saved_regs[S390_F0_REGNUM + i].addr = cfa - data.fpr_slot[i];
/* Function return will set PC to %r14. */
info->saved_regs[S390_PSWA_REGNUM] = info->saved_regs[S390_RETADDR_REGNUM];
/* In frameless functions, we unwind simply by moving the return
address to the PC. However, if we actually stored to the
save area, use that -- we might only think the function frameless
because we're in the middle of the prologue ... */
if (size == 0
&& !trad_frame_addr_p (info->saved_regs, S390_PSWA_REGNUM))
{
info->saved_regs[S390_PSWA_REGNUM].realreg = S390_RETADDR_REGNUM;
}
/* Another sanity check: unless this is a frameless function,
we should have found spill slots for SP and PC.
If not, we cannot unwind further -- this happens e.g. in
libc's thread_start routine. */
if (size > 0)
{
if (!trad_frame_addr_p (info->saved_regs, S390_SP_REGNUM)
|| !trad_frame_addr_p (info->saved_regs, S390_PSWA_REGNUM))
prev_sp = -1;
}
/* We use the current value of the frame register as local_base,
and the top of the register save area as frame_base. */
if (prev_sp != -1)
{
info->frame_base = prev_sp + 16*word_size + 32;
info->local_base = prev_sp - size;
}
return 1;
}
/* Unwind THIS_FRAME and write the information into unwind cache INFO using
back chain unwinding. Helper for s390_frame_unwind_cache. */
static void
s390_backchain_frame_unwind_cache (struct frame_info *this_frame,
struct s390_unwind_cache *info)
{
struct gdbarch *gdbarch = get_frame_arch (this_frame);
int word_size = gdbarch_ptr_bit (gdbarch) / 8;
enum bfd_endian byte_order = gdbarch_byte_order (gdbarch);
CORE_ADDR backchain;
ULONGEST reg;
LONGEST sp, tmp;
int i;
/* Set up ABI call-saved/call-clobbered registers. */
for (i = 0; i < S390_NUM_REGS; i++)
if (!s390_register_call_saved (gdbarch, i))
trad_frame_set_unknown (info->saved_regs, i);
/* CC is always call-clobbered. */
trad_frame_set_unknown (info->saved_regs, S390_PSWM_REGNUM);
/* Get the backchain. */
reg = get_frame_register_unsigned (this_frame, S390_SP_REGNUM);
if (!safe_read_memory_integer (reg, word_size, byte_order, &tmp))
tmp = 0;
backchain = (CORE_ADDR) tmp;
/* A zero backchain terminates the frame chain. As additional
sanity check, let's verify that the spill slot for SP in the
save area pointed to by the backchain in fact links back to
the save area. */
if (backchain != 0
&& safe_read_memory_integer (backchain + 15*word_size,
word_size, byte_order, &sp)
&& (CORE_ADDR)sp == backchain)
{
/* We don't know which registers were saved, but it will have
to be at least %r14 and %r15. This will allow us to continue
unwinding, but other prev-frame registers may be incorrect ... */
info->saved_regs[S390_SP_REGNUM].addr = backchain + 15*word_size;
info->saved_regs[S390_RETADDR_REGNUM].addr = backchain + 14*word_size;
/* Function return will set PC to %r14. */
info->saved_regs[S390_PSWA_REGNUM]
= info->saved_regs[S390_RETADDR_REGNUM];
/* We use the current value of the frame register as local_base,
and the top of the register save area as frame_base. */
info->frame_base = backchain + 16*word_size + 32;
info->local_base = reg;
}
info->func = get_frame_pc (this_frame);
}
/* Unwind THIS_FRAME and return the corresponding unwind cache for
s390_frame_unwind and s390_frame_base. */
static struct s390_unwind_cache *
s390_frame_unwind_cache (struct frame_info *this_frame,
void **this_prologue_cache)
{
struct s390_unwind_cache *info;
if (*this_prologue_cache)
return (struct s390_unwind_cache *) *this_prologue_cache;
info = FRAME_OBSTACK_ZALLOC (struct s390_unwind_cache);
*this_prologue_cache = info;
info->saved_regs = trad_frame_alloc_saved_regs (this_frame);
info->func = -1;
info->frame_base = -1;
info->local_base = -1;
try
{
/* Try to use prologue analysis to fill the unwind cache.
If this fails, fall back to reading the stack backchain. */
if (!s390_prologue_frame_unwind_cache (this_frame, info))
s390_backchain_frame_unwind_cache (this_frame, info);
}
catch (const gdb_exception_RETURN_MASK_ERROR &ex)
{
if (ex.error != NOT_AVAILABLE_ERROR)
throw_exception (ex);
}
return info;
}
/* Implement this_id frame_unwind method for s390_frame_unwind. */
static void
s390_frame_this_id (struct frame_info *this_frame,
void **this_prologue_cache,
struct frame_id *this_id)
{
struct s390_unwind_cache *info
= s390_frame_unwind_cache (this_frame, this_prologue_cache);
if (info->frame_base == -1)
{
if (info->func != -1)
*this_id = frame_id_build_unavailable_stack (info->func);
return;
}
*this_id = frame_id_build (info->frame_base, info->func);
}
/* Implement prev_register frame_unwind method for s390_frame_unwind. */
static struct value *
s390_frame_prev_register (struct frame_info *this_frame,
void **this_prologue_cache, int regnum)
{
struct s390_unwind_cache *info
= s390_frame_unwind_cache (this_frame, this_prologue_cache);
return s390_trad_frame_prev_register (this_frame, info->saved_regs, regnum);
}
/* Default S390 frame unwinder. */
static const struct frame_unwind s390_frame_unwind = {
NORMAL_FRAME,
default_frame_unwind_stop_reason,
s390_frame_this_id,
s390_frame_prev_register,
NULL,
default_frame_sniffer
};
/* Code stubs and their stack frames. For things like PLTs and NULL
function calls (where there is no true frame and the return address
is in the RETADDR register). */
struct s390_stub_unwind_cache
{
CORE_ADDR frame_base;
struct trad_frame_saved_reg *saved_regs;
};
/* Unwind THIS_FRAME and return the corresponding unwind cache for
s390_stub_frame_unwind. */
static struct s390_stub_unwind_cache *
s390_stub_frame_unwind_cache (struct frame_info *this_frame,
void **this_prologue_cache)
{
struct gdbarch *gdbarch = get_frame_arch (this_frame);
int word_size = gdbarch_ptr_bit (gdbarch) / 8;
struct s390_stub_unwind_cache *info;
ULONGEST reg;
if (*this_prologue_cache)
return (struct s390_stub_unwind_cache *) *this_prologue_cache;
info = FRAME_OBSTACK_ZALLOC (struct s390_stub_unwind_cache);
*this_prologue_cache = info;
info->saved_regs = trad_frame_alloc_saved_regs (this_frame);
/* The return address is in register %r14. */
info->saved_regs[S390_PSWA_REGNUM].realreg = S390_RETADDR_REGNUM;
/* Retrieve stack pointer and determine our frame base. */
reg = get_frame_register_unsigned (this_frame, S390_SP_REGNUM);
info->frame_base = reg + 16*word_size + 32;
return info;
}
/* Implement this_id frame_unwind method for s390_stub_frame_unwind. */
static void
s390_stub_frame_this_id (struct frame_info *this_frame,
void **this_prologue_cache,
struct frame_id *this_id)
{
struct s390_stub_unwind_cache *info
= s390_stub_frame_unwind_cache (this_frame, this_prologue_cache);
*this_id = frame_id_build (info->frame_base, get_frame_pc (this_frame));
}
/* Implement prev_register frame_unwind method for s390_stub_frame_unwind. */
static struct value *
s390_stub_frame_prev_register (struct frame_info *this_frame,
void **this_prologue_cache, int regnum)
{
struct s390_stub_unwind_cache *info
= s390_stub_frame_unwind_cache (this_frame, this_prologue_cache);
return s390_trad_frame_prev_register (this_frame, info->saved_regs, regnum);
}
/* Implement sniffer frame_unwind method for s390_stub_frame_unwind. */
static int
s390_stub_frame_sniffer (const struct frame_unwind *self,
struct frame_info *this_frame,
void **this_prologue_cache)
{
CORE_ADDR addr_in_block;
bfd_byte insn[S390_MAX_INSTR_SIZE];
/* If the current PC points to non-readable memory, we assume we
have trapped due to an invalid function pointer call. We handle
the non-existing current function like a PLT stub. */
addr_in_block = get_frame_address_in_block (this_frame);
if (in_plt_section (addr_in_block)
|| s390_readinstruction (insn, get_frame_pc (this_frame)) < 0)
return 1;
return 0;
}
/* S390 stub frame unwinder. */
static const struct frame_unwind s390_stub_frame_unwind = {
NORMAL_FRAME,
default_frame_unwind_stop_reason,
s390_stub_frame_this_id,
s390_stub_frame_prev_register,
NULL,
s390_stub_frame_sniffer
};
/* Frame base handling. */
static CORE_ADDR
s390_frame_base_address (struct frame_info *this_frame, void **this_cache)
{
struct s390_unwind_cache *info
= s390_frame_unwind_cache (this_frame, this_cache);
return info->frame_base;
}
static CORE_ADDR
s390_local_base_address (struct frame_info *this_frame, void **this_cache)
{
struct s390_unwind_cache *info
= s390_frame_unwind_cache (this_frame, this_cache);
return info->local_base;
}
static const struct frame_base s390_frame_base = {
&s390_frame_unwind,
s390_frame_base_address,
s390_local_base_address,
s390_local_base_address
};
/* Process record-replay */
/* Takes the intermediate sum of address calculations and masks off upper
bits according to current addressing mode. */
static CORE_ADDR
s390_record_address_mask (struct gdbarch *gdbarch, struct regcache *regcache,
CORE_ADDR val)
{
struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
ULONGEST pswm, pswa;
int am;
if (tdep->abi == ABI_LINUX_S390)
{
regcache_raw_read_unsigned (regcache, S390_PSWA_REGNUM, &pswa);
am = pswa >> 31 & 1;
}
else
{
regcache_raw_read_unsigned (regcache, S390_PSWM_REGNUM, &pswm);
am = pswm >> 31 & 3;
}
switch (am)
{
case 0:
return val & 0xffffff;
case 1:
return val & 0x7fffffff;
case 3:
return val;
default:
fprintf_unfiltered (gdb_stdlog, "Warning: Addressing mode %d used.", am);
return 0;
}
}
/* Calculates memory address using pre-calculated index, raw instruction word
with b and d/dl fields, and raw instruction byte with dh field. Index and
dh should be set to 0 if unused. */
static CORE_ADDR
s390_record_calc_disp_common (struct gdbarch *gdbarch, struct regcache *regcache,
ULONGEST x, uint16_t bd, int8_t dh)
{
uint8_t rb = bd >> 12 & 0xf;
int32_t d = (bd & 0xfff) | ((int32_t)dh << 12);
ULONGEST b;
CORE_ADDR res = d + x;
if (rb)
{
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + rb, &b);
res += b;
}
return s390_record_address_mask (gdbarch, regcache, res);
}
/* Calculates memory address using raw x, b + d/dl, dh fields from
instruction. rx and dh should be set to 0 if unused. */
static CORE_ADDR
s390_record_calc_disp (struct gdbarch *gdbarch, struct regcache *regcache,
uint8_t rx, uint16_t bd, int8_t dh)
{
ULONGEST x = 0;
if (rx)
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + rx, &x);
return s390_record_calc_disp_common (gdbarch, regcache, x, bd, dh);
}
/* Calculates memory address for VSCE[GF] instructions. */
static int
s390_record_calc_disp_vsce (struct gdbarch *gdbarch, struct regcache *regcache,
uint8_t vx, uint8_t el, uint8_t es, uint16_t bd,
int8_t dh, CORE_ADDR *res)
{
struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
enum bfd_endian byte_order = gdbarch_byte_order (gdbarch);
ULONGEST x;
gdb_byte buf[16];
if (tdep->v0_full_regnum == -1 || el * es >= 16)
return -1;
if (vx < 16)
regcache->cooked_read (tdep->v0_full_regnum + vx, buf);
else
regcache->raw_read (S390_V16_REGNUM + vx - 16, buf);
x = extract_unsigned_integer (buf + el * es, es, byte_order);
*res = s390_record_calc_disp_common (gdbarch, regcache, x, bd, dh);
return 0;
}
/* Calculates memory address for instructions with relative long addressing. */
static CORE_ADDR
s390_record_calc_rl (struct gdbarch *gdbarch, struct regcache *regcache,
CORE_ADDR addr, uint16_t i1, uint16_t i2)
{
int32_t ri = i1 << 16 | i2;
return s390_record_address_mask (gdbarch, regcache, addr + (LONGEST)ri * 2);
}
/* Population count helper. */
static int s390_popcnt (unsigned int x) {
int res = 0;
while (x)
{
if (x & 1)
res++;
x >>= 1;
}
return res;
}
/* Record 64-bit register. */
static int
s390_record_gpr_g (struct gdbarch *gdbarch, struct regcache *regcache, int i)
{
struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + i))
return -1;
if (tdep->abi == ABI_LINUX_S390)
if (record_full_arch_list_add_reg (regcache, S390_R0_UPPER_REGNUM + i))
return -1;
return 0;
}
/* Record high 32 bits of a register. */
static int
s390_record_gpr_h (struct gdbarch *gdbarch, struct regcache *regcache, int i)
{
struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
if (tdep->abi == ABI_LINUX_S390)
{
if (record_full_arch_list_add_reg (regcache, S390_R0_UPPER_REGNUM + i))
return -1;
}
else
{
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + i))
return -1;
}
return 0;
}
/* Record vector register. */
static int
s390_record_vr (struct gdbarch *gdbarch, struct regcache *regcache, int i)
{
if (i < 16)
{
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + i))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_V0_LOWER_REGNUM + i))
return -1;
}
else
{
if (record_full_arch_list_add_reg (regcache, S390_V16_REGNUM + i - 16))
return -1;
}
return 0;
}
/* Implement process_record gdbarch method. */
static int
s390_process_record (struct gdbarch *gdbarch, struct regcache *regcache,
CORE_ADDR addr)
{
struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
uint16_t insn[3] = {0};
/* Instruction as bytes. */
uint8_t ibyte[6];
/* Instruction as nibbles. */
uint8_t inib[12];
/* Instruction vector registers. */
uint8_t ivec[4];
CORE_ADDR oaddr, oaddr2, oaddr3;
ULONGEST tmp;
int i, n;
/* if EX/EXRL instruction used, here's the reg parameter */
int ex = -1;
enum bfd_endian byte_order = gdbarch_byte_order (gdbarch);
/* Attempting to use EX or EXRL jumps back here */
ex:
/* Read instruction. */
insn[0] = read_memory_unsigned_integer (addr, 2, byte_order);
/* If execute was involved, do the adjustment. */
if (ex != -1)
insn[0] |= ex & 0xff;
/* Two highest bits determine instruction size. */
if (insn[0] >= 0x4000)
insn[1] = read_memory_unsigned_integer (addr+2, 2, byte_order);
else
/* Not necessary, but avoids uninitialized variable warnings. */
insn[1] = 0;
if (insn[0] >= 0xc000)
insn[2] = read_memory_unsigned_integer (addr+4, 2, byte_order);
else
insn[2] = 0;
/* Split instruction into bytes and nibbles. */
for (i = 0; i < 3; i++)
{
ibyte[i*2] = insn[i] >> 8 & 0xff;
ibyte[i*2+1] = insn[i] & 0xff;
}
for (i = 0; i < 6; i++)
{
inib[i*2] = ibyte[i] >> 4 & 0xf;
inib[i*2+1] = ibyte[i] & 0xf;
}
/* Compute vector registers, if applicable. */
ivec[0] = (inib[9] >> 3 & 1) << 4 | inib[2];
ivec[1] = (inib[9] >> 2 & 1) << 4 | inib[3];
ivec[2] = (inib[9] >> 1 & 1) << 4 | inib[4];
ivec[3] = (inib[9] >> 0 & 1) << 4 | inib[8];
switch (ibyte[0])
{
/* 0x00 undefined */
case 0x01:
/* E-format instruction */
switch (ibyte[1])
{
/* 0x00 undefined */
/* 0x01 unsupported: PR - program return */
/* 0x02 unsupported: UPT */
/* 0x03 undefined */
/* 0x04 privileged: PTFF - perform timing facility function */
/* 0x05-0x06 undefined */
/* 0x07 privileged: SCKPF - set clock programmable field */
/* 0x08-0x09 undefined */
case 0x0a: /* PFPO - perform floating point operation */
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM, &tmp);
if (!(tmp & 0x80000000u))
{
uint8_t ofc = tmp >> 16 & 0xff;
switch (ofc)
{
case 0x00: /* HFP32 */
case 0x01: /* HFP64 */
case 0x05: /* BFP32 */
case 0x06: /* BFP64 */
case 0x08: /* DFP32 */
case 0x09: /* DFP64 */
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM))
return -1;
break;
case 0x02: /* HFP128 */
case 0x07: /* BFP128 */
case 0x0a: /* DFP128 */
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_F2_REGNUM))
return -1;
break;
default:
fprintf_unfiltered (gdb_stdlog, "Warning: Unknown PFPO OFC %02x at %s.\n",
ofc, paddress (gdbarch, addr));
return -1;
}
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
}
if (record_full_arch_list_add_reg (regcache, S390_R1_REGNUM))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
case 0x0b: /* TAM - test address mode */
case 0x0c: /* SAM24 - set address mode 24 */
case 0x0d: /* SAM31 - set address mode 31 */
case 0x0e: /* SAM64 - set address mode 64 */
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0x0f-0xfe undefined */
/* 0xff unsupported: TRAP */
default:
goto UNKNOWN_OP;
}
break;
/* 0x02 undefined */
/* 0x03 undefined */
case 0x04: /* SPM - set program mask */
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
case 0x05: /* BALR - branch and link */
case 0x45: /* BAL - branch and link */
case 0x06: /* BCTR - branch on count */
case 0x46: /* BCT - branch on count */
case 0x0d: /* BASR - branch and save */
case 0x4d: /* BAS - branch and save */
case 0x84: /* BRXH - branch relative on index high */
case 0x85: /* BRXLE - branch relative on index low or equal */
case 0x86: /* BXH - branch on index high */
case 0x87: /* BXLE - branch on index low or equal */
/* BA[SL]* use native-size destination for linkage info, BCT*, BRX*, BX*
use 32-bit destination as counter. */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
return -1;
break;
case 0x07: /* BCR - branch on condition */
case 0x47: /* BC - branch on condition */
/* No effect other than PC transfer. */
break;
/* 0x08 undefined */
/* 0x09 undefined */
case 0x0a:
/* SVC - supervisor call */
if (tdep->s390_syscall_record != NULL)
{
if (tdep->s390_syscall_record (regcache, ibyte[1]))
return -1;
}
else
{
printf_unfiltered (_("no syscall record support\n"));
return -1;
}
break;
case 0x0b: /* BSM - branch and set mode */
if (inib[2])
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
case 0x0c: /* BASSM - branch and save and set mode */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
case 0x0e: /* MVCL - move long [interruptible] */
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + inib[2], &tmp);
oaddr = s390_record_address_mask (gdbarch, regcache, tmp);
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + (inib[2] | 1), &tmp);
tmp &= 0xffffff;
if (record_full_arch_list_add_mem (oaddr, tmp))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[2] | 1)))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[3]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[3] | 1)))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
case 0x0f: /* CLCL - compare logical long [interruptible] */
case 0xa9: /* CLCLE - compare logical long extended [partial] */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[2] | 1)))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[3]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[3] | 1)))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
case 0x10: /* LPR - load positive */
case 0x11: /* LNR - load negative */
case 0x12: /* LTR - load and test */
case 0x13: /* LCR - load complement */
case 0x14: /* NR - and */
case 0x16: /* OR - or */
case 0x17: /* XR - xor */
case 0x1a: /* AR - add */
case 0x1b: /* SR - subtract */
case 0x1e: /* ALR - add logical */
case 0x1f: /* SLR - subtract logical */
case 0x54: /* N - and */
case 0x56: /* O - or */
case 0x57: /* X - xor */
case 0x5a: /* A - add */
case 0x5b: /* S - subtract */
case 0x5e: /* AL - add logical */
case 0x5f: /* SL - subtract logical */
case 0x4a: /* AH - add halfword */
case 0x4b: /* SH - subtract halfword */
case 0x8a: /* SRA - shift right single */
case 0x8b: /* SLA - shift left single */
case 0xbf: /* ICM - insert characters under mask */
/* 32-bit destination + flags */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
case 0x15: /* CLR - compare logical */
case 0x55: /* CL - compare logical */
case 0x19: /* CR - compare */
case 0x29: /* CDR - compare */
case 0x39: /* CER - compare */
case 0x49: /* CH - compare halfword */
case 0x59: /* C - compare */
case 0x69: /* CD - compare */
case 0x79: /* CE - compare */
case 0x91: /* TM - test under mask */
case 0x95: /* CLI - compare logical */
case 0xbd: /* CLM - compare logical under mask */
case 0xd5: /* CLC - compare logical */
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
case 0x18: /* LR - load */
case 0x48: /* LH - load halfword */
case 0x58: /* L - load */
case 0x41: /* LA - load address */
case 0x43: /* IC - insert character */
case 0x4c: /* MH - multiply halfword */
case 0x71: /* MS - multiply single */
case 0x88: /* SRL - shift right single logical */
case 0x89: /* SLL - shift left single logical */
/* 32-bit, 8-bit (IC), or native width (LA) destination, no flags */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
return -1;
break;
case 0x1c: /* MR - multiply */
case 0x5c: /* M - multiply */
case 0x1d: /* DR - divide */
case 0x5d: /* D - divide */
case 0x8c: /* SRDL - shift right double logical */
case 0x8d: /* SLDL - shift left double logical */
/* 32-bit pair destination, no flags */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[2] | 1)))
return -1;
break;
case 0x20: /* LPDR - load positive */
case 0x30: /* LPER - load positive */
case 0x21: /* LNDR - load negative */
case 0x31: /* LNER - load negative */
case 0x22: /* LTDR - load and test */
case 0x32: /* LTER - load and test */
case 0x23: /* LCDR - load complement */
case 0x33: /* LCER - load complement */
case 0x2a: /* ADR - add */
case 0x3a: /* AER - add */
case 0x6a: /* AD - add */
case 0x7a: /* AE - add */
case 0x2b: /* SDR - subtract */
case 0x3b: /* SER - subtract */
case 0x6b: /* SD - subtract */
case 0x7b: /* SE - subtract */
case 0x2e: /* AWR - add unnormalized */
case 0x3e: /* AUR - add unnormalized */
case 0x6e: /* AW - add unnormalized */
case 0x7e: /* AU - add unnormalized */
case 0x2f: /* SWR - subtract unnormalized */
case 0x3f: /* SUR - subtract unnormalized */
case 0x6f: /* SW - subtract unnormalized */
case 0x7f: /* SU - subtract unnormalized */
/* float destination + flags */
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
case 0x24: /* HDR - halve */
case 0x34: /* HER - halve */
case 0x25: /* LDXR - load rounded */
case 0x35: /* LEDR - load rounded */
case 0x28: /* LDR - load */
case 0x38: /* LER - load */
case 0x68: /* LD - load */
case 0x78: /* LE - load */
case 0x2c: /* MDR - multiply */
case 0x3c: /* MDER - multiply */
case 0x6c: /* MD - multiply */
case 0x7c: /* MDE - multiply */
case 0x2d: /* DDR - divide */
case 0x3d: /* DER - divide */
case 0x6d: /* DD - divide */
case 0x7d: /* DE - divide */
/* float destination, no flags */
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[2]))
return -1;
break;
case 0x26: /* MXR - multiply */
case 0x27: /* MXDR - multiply */
case 0x67: /* MXD - multiply */
/* float pair destination, no flags */
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + (inib[2] | 2)))
return -1;
break;
case 0x36: /* AXR - add */
case 0x37: /* SXR - subtract */
/* float pair destination + flags */
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + (inib[2] | 2)))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
case 0x40: /* STH - store halfword */
oaddr = s390_record_calc_disp (gdbarch, regcache, inib[3], insn[1], 0);
if (record_full_arch_list_add_mem (oaddr, 2))
return -1;
break;
case 0x42: /* STC - store character */
oaddr = s390_record_calc_disp (gdbarch, regcache, inib[3], insn[1], 0);
if (record_full_arch_list_add_mem (oaddr, 1))
return -1;
break;
case 0x44: /* EX - execute */
if (ex != -1)
{
fprintf_unfiltered (gdb_stdlog, "Warning: Double execute at %s.\n",
paddress (gdbarch, addr));
return -1;
}
addr = s390_record_calc_disp (gdbarch, regcache, inib[3], insn[1], 0);
if (inib[2])
{
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + inib[2], &tmp);
ex = tmp & 0xff;
}
else
{
ex = 0;
}
goto ex;
case 0x4e: /* CVD - convert to decimal */
case 0x60: /* STD - store */
oaddr = s390_record_calc_disp (gdbarch, regcache, inib[3], insn[1], 0);
if (record_full_arch_list_add_mem (oaddr, 8))
return -1;
break;
case 0x4f: /* CVB - convert to binary */
/* 32-bit gpr destination + FPC (DXC write) */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
case 0x50: /* ST - store */
case 0x70: /* STE - store */
oaddr = s390_record_calc_disp (gdbarch, regcache, inib[3], insn[1], 0);
if (record_full_arch_list_add_mem (oaddr, 4))
return -1;
break;
case 0x51: /* LAE - load address extended */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_A0_REGNUM + inib[2]))
return -1;
break;
/* 0x52 undefined */
/* 0x53 undefined */
/* 0x61-0x66 undefined */
/* 0x72-0x77 undefined */
/* 0x80 privileged: SSM - set system mask */
/* 0x81 undefined */
/* 0x82 privileged: LPSW - load PSW */
/* 0x83 privileged: diagnose */
case 0x8e: /* SRDA - shift right double */
case 0x8f: /* SLDA - shift left double */
/* 32-bit pair destination + flags */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[2] | 1)))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
case 0x90: /* STM - store multiple */
case 0x9b: /* STAM - store access multiple */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
if (inib[2] <= inib[3])
n = inib[3] - inib[2] + 1;
else
n = inib[3] + 0x10 - inib[2] + 1;
if (record_full_arch_list_add_mem (oaddr, n * 4))
return -1;
break;
case 0x92: /* MVI - move */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
if (record_full_arch_list_add_mem (oaddr, 1))
return -1;
break;
case 0x93: /* TS - test and set */
case 0x94: /* NI - and */
case 0x96: /* OI - or */
case 0x97: /* XI - xor */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
if (record_full_arch_list_add_mem (oaddr, 1))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
case 0x98: /* LM - load multiple */
for (i = inib[2]; i != inib[3]; i++, i &= 0xf)
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + i))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[3]))
return -1;
break;
/* 0x99 privileged: TRACE */
case 0x9a: /* LAM - load access multiple */
for (i = inib[2]; i != inib[3]; i++, i &= 0xf)
if (record_full_arch_list_add_reg (regcache, S390_A0_REGNUM + i))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_A0_REGNUM + inib[3]))
return -1;
break;
/* 0x9c-0x9f privileged and obsolete (old I/O) */
/* 0xa0-0xa4 undefined */
case 0xa5:
case 0xa7:
/* RI-format instruction */
switch (ibyte[0] << 4 | inib[3])
{
case 0xa50: /* IIHH - insert immediate */
case 0xa51: /* IIHL - insert immediate */
/* high 32-bit destination */
if (s390_record_gpr_h (gdbarch, regcache, inib[2]))
return -1;
break;
case 0xa52: /* IILH - insert immediate */
case 0xa53: /* IILL - insert immediate */
case 0xa75: /* BRAS - branch relative and save */
case 0xa76: /* BRCT - branch relative on count */
case 0xa78: /* LHI - load halfword immediate */
case 0xa7c: /* MHI - multiply halfword immediate */
/* 32-bit or native destination */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
return -1;
break;
case 0xa54: /* NIHH - and immediate */
case 0xa55: /* NIHL - and immediate */
case 0xa58: /* OIHH - or immediate */
case 0xa59: /* OIHL - or immediate */
/* high 32-bit destination + flags */
if (s390_record_gpr_h (gdbarch, regcache, inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
case 0xa56: /* NILH - and immediate */
case 0xa57: /* NILL - and immediate */
case 0xa5a: /* OILH - or immediate */
case 0xa5b: /* OILL - or immediate */
case 0xa7a: /* AHI - add halfword immediate */
/* 32-bit destination + flags */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
case 0xa5c: /* LLIHH - load logical immediate */
case 0xa5d: /* LLIHL - load logical immediate */
case 0xa5e: /* LLILH - load logical immediate */
case 0xa5f: /* LLILL - load logical immediate */
case 0xa77: /* BRCTG - branch relative on count */
case 0xa79: /* LGHI - load halfword immediate */
case 0xa7d: /* MGHI - multiply halfword immediate */
/* 64-bit destination */
if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
return -1;
break;
case 0xa70: /* TMLH - test under mask */
case 0xa71: /* TMLL - test under mask */
case 0xa72: /* TMHH - test under mask */
case 0xa73: /* TMHL - test under mask */
case 0xa7e: /* CHI - compare halfword immediate */
case 0xa7f: /* CGHI - compare halfword immediate */
/* flags only */
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
case 0xa74: /* BRC - branch relative on condition */
/* no register change */
break;
case 0xa7b: /* AGHI - add halfword immediate */
/* 64-bit destination + flags */
if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
default:
goto UNKNOWN_OP;
}
break;
/* 0xa6 undefined */
case 0xa8: /* MVCLE - move long extended [partial] */
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + inib[2], &tmp);
oaddr = s390_record_address_mask (gdbarch, regcache, tmp);
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + (inib[2] | 1), &tmp);
if (record_full_arch_list_add_mem (oaddr, tmp))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[2] | 1)))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[3]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[3] | 1)))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xaa-0xab undefined */
/* 0xac privileged: STNSM - store then and system mask */
/* 0xad privileged: STOSM - store then or system mask */
/* 0xae privileged: SIGP - signal processor */
/* 0xaf unsupported: MC - monitor call */
/* 0xb0 undefined */
/* 0xb1 privileged: LRA - load real address */
case 0xb2:
case 0xb3:
case 0xb9:
/* S/RRD/RRE/RRF/IE-format instruction */
switch (insn[0])
{
/* 0xb200-0xb204 undefined or privileged */
case 0xb205: /* STCK - store clock */
case 0xb27c: /* STCKF - store clock fast */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
if (record_full_arch_list_add_mem (oaddr, 8))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xb206-0xb219 undefined, privileged, or unsupported */
/* 0xb21a unsupported: CFC */
/* 0xb21b-0xb221 undefined or privileged */
case 0xb222: /* IPM - insert program mask */
case 0xb24f: /* EAR - extract access */
case 0xb252: /* MSR - multiply single */
case 0xb2ec: /* ETND - extract transaction nesting depth */
case 0xb38c: /* EFPC - extract fpc */
case 0xb91f: /* LRVR - load reversed */
case 0xb926: /* LBR - load byte */
case 0xb927: /* LHR - load halfword */
case 0xb994: /* LLCR - load logical character */
case 0xb995: /* LLHR - load logical halfword */
case 0xb9f2: /* LOCR - load on condition */
/* 32-bit gpr destination */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[6]))
return -1;
break;
/* 0xb223-0xb22c privileged or unsupported */
case 0xb22d: /* DXR - divide */
case 0xb325: /* LXDR - load lengthened */
case 0xb326: /* LXER - load lengthened */
case 0xb336: /* SQXR - square root */
case 0xb365: /* LXR - load */
case 0xb367: /* FIXR - load fp integer */
case 0xb376: /* LZXR - load zero */
case 0xb3b6: /* CXFR - convert from fixed */
case 0xb3c6: /* CXGR - convert from fixed */
case 0xb3fe: /* IEXTR - insert biased exponent */
/* float pair destination */
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[6]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + (inib[6] | 2)))
return -1;
break;
/* 0xb22e-0xb240 undefined, privileged, or unsupported */
case 0xb241: /* CKSM - checksum [partial] */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[6]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[7]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[7] | 1)))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xb242-0xb243 undefined */
case 0xb244: /* SQDR - square root */
case 0xb245: /* SQER - square root */
case 0xb324: /* LDER - load lengthened */
case 0xb337: /* MEER - multiply */
case 0xb366: /* LEXR - load rounded */
case 0xb370: /* LPDFR - load positive */
case 0xb371: /* LNDFR - load negative */
case 0xb372: /* CSDFR - copy sign */
case 0xb373: /* LCDFR - load complement */
case 0xb374: /* LZER - load zero */
case 0xb375: /* LZDR - load zero */
case 0xb377: /* FIER - load fp integer */
case 0xb37f: /* FIDR - load fp integer */
case 0xb3b4: /* CEFR - convert from fixed */
case 0xb3b5: /* CDFR - convert from fixed */
case 0xb3c1: /* LDGR - load fpr from gr */
case 0xb3c4: /* CEGR - convert from fixed */
case 0xb3c5: /* CDGR - convert from fixed */
case 0xb3f6: /* IEDTR - insert biased exponent */
/* float destination */
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[6]))
return -1;
break;
/* 0xb246-0xb24c: privileged or unsupported */
case 0xb24d: /* CPYA - copy access */
case 0xb24e: /* SAR - set access */
if (record_full_arch_list_add_reg (regcache, S390_A0_REGNUM + inib[6]))
return -1;
break;
/* 0xb250-0xb251 undefined or privileged */
/* 0xb253-0xb254 undefined or privileged */
case 0xb255: /* MVST - move string [partial] */
{
uint8_t end;
gdb_byte cur;
ULONGEST num = 0;
/* Read ending byte. */
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM, &tmp);
end = tmp & 0xff;
/* Get address of second operand. */
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + inib[7], &tmp);
oaddr = s390_record_address_mask (gdbarch, regcache, tmp);
/* Search for ending byte and compute length. */
do {
num++;
if (target_read_memory (oaddr, &cur, 1))
return -1;
oaddr++;
} while (cur != end);
/* Get address of first operand and record it. */
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + inib[6], &tmp);
oaddr = s390_record_address_mask (gdbarch, regcache, tmp);
if (record_full_arch_list_add_mem (oaddr, num))
return -1;
/* Record the registers. */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[6]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[7]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
}
break;
/* 0xb256 undefined */
case 0xb257: /* CUSE - compare until substring equal [interruptible] */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[6]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[6] | 1)))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[7]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[7] | 1)))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xb258-0xb25c undefined, privileged, or unsupported */
case 0xb25d: /* CLST - compare logical string [partial] */
case 0xb25e: /* SRST - search string [partial] */
case 0xb9be: /* SRSTU - search string unicode [partial] */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[6]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[7]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xb25f-0xb262 undefined */
case 0xb263: /* CMPSC - compression call [interruptible] */
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + inib[6], &tmp);
oaddr = s390_record_address_mask (gdbarch, regcache, tmp);
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + (inib[6] | 1), &tmp);
if (record_full_arch_list_add_mem (oaddr, tmp))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[6]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[6] | 1)))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[7]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[7] | 1)))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R1_REGNUM))
return -1;
/* DXC may be written */
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xb264-0xb277 undefined, privileged, or unsupported */
case 0xb278: /* STCKE - store clock extended */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
if (record_full_arch_list_add_mem (oaddr, 16))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xb279-0xb27b undefined or unsupported */
/* 0xb27d-0xb298 undefined or privileged */
case 0xb299: /* SRNM - set rounding mode */
case 0xb2b8: /* SRNMB - set bfp rounding mode */
case 0xb2b9: /* SRNMT - set dfp rounding mode */
case 0xb29d: /* LFPC - load fpc */
case 0xb2bd: /* LFAS - load fpc and signal */
case 0xb384: /* SFPC - set fpc */
case 0xb385: /* SFASR - set fpc and signal */
case 0xb960: /* CGRT - compare and trap */
case 0xb961: /* CLGRT - compare logical and trap */
case 0xb972: /* CRT - compare and trap */
case 0xb973: /* CLRT - compare logical and trap */
/* fpc only - including possible DXC write for trapping insns */
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
/* 0xb29a-0xb29b undefined */
case 0xb29c: /* STFPC - store fpc */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
if (record_full_arch_list_add_mem (oaddr, 4))
return -1;
break;
/* 0xb29e-0xb2a4 undefined */
case 0xb2a5: /* TRE - translate extended [partial] */
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + inib[6], &tmp);
oaddr = s390_record_address_mask (gdbarch, regcache, tmp);
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + (inib[6] | 1), &tmp);
if (record_full_arch_list_add_mem (oaddr, tmp))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[6]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[6] | 1)))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
case 0xb2a6: /* CU21 - convert UTF-16 to UTF-8 [partial] */
case 0xb2a7: /* CU12 - convert UTF-8 to UTF-16 [partial] */
case 0xb9b0: /* CU14 - convert UTF-8 to UTF-32 [partial] */
case 0xb9b1: /* CU24 - convert UTF-16 to UTF-32 [partial] */
case 0xb9b2: /* CU41 - convert UTF-32 to UTF-8 [partial] */
case 0xb9b3: /* CU42 - convert UTF-32 to UTF-16 [partial] */
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + inib[6], &tmp);
oaddr = s390_record_address_mask (gdbarch, regcache, tmp);
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + (inib[6] | 1), &tmp);
if (record_full_arch_list_add_mem (oaddr, tmp))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[6]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[6] | 1)))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[7]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[7] | 1)))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xb2a8-0xb2af undefined */
case 0xb2b0: /* STFLE - store facility list extended */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM, &tmp);
tmp &= 0xff;
if (record_full_arch_list_add_mem (oaddr, 8 * (tmp + 1)))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xb2b1-0xb2b7 undefined or privileged */
/* 0xb2ba-0xb2bc undefined */
/* 0xb2be-0xb2e7 undefined */
/* 0xb2e9-0xb2eb undefined */
/* 0xb2ed-0xb2f7 undefined */
/* 0xb2f8 unsupported: TEND */
/* 0xb2f9 undefined */
case 0xb2e8: /* PPA - perform processor assist */
case 0xb2fa: /* NIAI - next instruction access intent */
/* no visible effects */
break;
/* 0xb2fb undefined */
/* 0xb2fc unsupported: TABORT */
/* 0xb2fd-0xb2fe undefined */
/* 0xb2ff unsupported: TRAP */
case 0xb300: /* LPEBR - load positive */
case 0xb301: /* LNEBR - load negative */
case 0xb303: /* LCEBR - load complement */
case 0xb310: /* LPDBR - load positive */
case 0xb311: /* LNDBR - load negative */
case 0xb313: /* LCDBR - load complement */
case 0xb350: /* TBEDR - convert hfp to bfp */
case 0xb351: /* TBDR - convert hfp to bfp */
case 0xb358: /* THDER - convert bfp to hfp */
case 0xb359: /* THDR - convert bfp to hfp */
/* float destination + flags */
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[6]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
case 0xb304: /* LDEBR - load lengthened */
case 0xb30c: /* MDEBR - multiply */
case 0xb30d: /* DEBR - divide */
case 0xb314: /* SQEBR - square root */
case 0xb315: /* SQDBR - square root */
case 0xb317: /* MEEBR - multiply */
case 0xb31c: /* MDBR - multiply */
case 0xb31d: /* DDBR - divide */
case 0xb344: /* LEDBRA - load rounded */
case 0xb345: /* LDXBRA - load rounded */
case 0xb346: /* LEXBRA - load rounded */
case 0xb357: /* FIEBRA - load fp integer */
case 0xb35f: /* FIDBRA - load fp integer */
case 0xb390: /* CELFBR - convert from logical */
case 0xb391: /* CDLFBR - convert from logical */
case 0xb394: /* CEFBR - convert from fixed */
case 0xb395: /* CDFBR - convert from fixed */
case 0xb3a0: /* CELGBR - convert from logical */
case 0xb3a1: /* CDLGBR - convert from logical */
case 0xb3a4: /* CEGBR - convert from fixed */
case 0xb3a5: /* CDGBR - convert from fixed */
case 0xb3d0: /* MDTR - multiply */
case 0xb3d1: /* DDTR - divide */
case 0xb3d4: /* LDETR - load lengthened */
case 0xb3d5: /* LEDTR - load lengthened */
case 0xb3d7: /* FIDTR - load fp integer */
case 0xb3dd: /* LDXTR - load lengthened */
case 0xb3f1: /* CDGTR - convert from fixed */
case 0xb3f2: /* CDUTR - convert from unsigned packed */
case 0xb3f3: /* CDSTR - convert from signed packed */
case 0xb3f5: /* QADTR - quantize */
case 0xb3f7: /* RRDTR - reround */
case 0xb951: /* CDFTR - convert from fixed */
case 0xb952: /* CDLGTR - convert from logical */
case 0xb953: /* CDLFTR - convert from logical */
/* float destination + fpc */
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[6]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
case 0xb305: /* LXDBR - load lengthened */
case 0xb306: /* LXEBR - load lengthened */
case 0xb307: /* MXDBR - multiply */
case 0xb316: /* SQXBR - square root */
case 0xb34c: /* MXBR - multiply */
case 0xb34d: /* DXBR - divide */
case 0xb347: /* FIXBRA - load fp integer */
case 0xb392: /* CXLFBR - convert from logical */
case 0xb396: /* CXFBR - convert from fixed */
case 0xb3a2: /* CXLGBR - convert from logical */
case 0xb3a6: /* CXGBR - convert from fixed */
case 0xb3d8: /* MXTR - multiply */
case 0xb3d9: /* DXTR - divide */
case 0xb3dc: /* LXDTR - load lengthened */
case 0xb3df: /* FIXTR - load fp integer */
case 0xb3f9: /* CXGTR - convert from fixed */
case 0xb3fa: /* CXUTR - convert from unsigned packed */
case 0xb3fb: /* CXSTR - convert from signed packed */
case 0xb3fd: /* QAXTR - quantize */
case 0xb3ff: /* RRXTR - reround */
case 0xb959: /* CXFTR - convert from fixed */
case 0xb95a: /* CXLGTR - convert from logical */
case 0xb95b: /* CXLFTR - convert from logical */
/* float pair destination + fpc */
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[6]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + (inib[6] | 2)))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
case 0xb308: /* KEBR - compare and signal */
case 0xb309: /* CEBR - compare */
case 0xb318: /* KDBR - compare and signal */
case 0xb319: /* CDBR - compare */
case 0xb348: /* KXBR - compare and signal */
case 0xb349: /* CXBR - compare */
case 0xb3e0: /* KDTR - compare and signal */
case 0xb3e4: /* CDTR - compare */
case 0xb3e8: /* KXTR - compare and signal */
case 0xb3ec: /* CXTR - compare */
/* flags + fpc only */
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
case 0xb302: /* LTEBR - load and test */
case 0xb312: /* LTDBR - load and test */
case 0xb30a: /* AEBR - add */
case 0xb30b: /* SEBR - subtract */
case 0xb31a: /* ADBR - add */
case 0xb31b: /* SDBR - subtract */
case 0xb3d2: /* ADTR - add */
case 0xb3d3: /* SDTR - subtract */
case 0xb3d6: /* LTDTR - load and test */
/* float destination + flags + fpc */
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[6]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
case 0xb30e: /* MAEBR - multiply and add */
case 0xb30f: /* MSEBR - multiply and subtract */
case 0xb31e: /* MADBR - multiply and add */
case 0xb31f: /* MSDBR - multiply and subtract */
/* float destination [RRD] + fpc */
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[4]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
/* 0xb320-0xb323 undefined */
/* 0xb327-0xb32d undefined */
case 0xb32e: /* MAER - multiply and add */
case 0xb32f: /* MSER - multiply and subtract */
case 0xb338: /* MAYLR - multiply and add unnormalized */
case 0xb339: /* MYLR - multiply unnormalized */
case 0xb33c: /* MAYHR - multiply and add unnormalized */
case 0xb33d: /* MYHR - multiply unnormalized */
case 0xb33e: /* MADR - multiply and add */
case 0xb33f: /* MSDR - multiply and subtract */
/* float destination [RRD] */
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[4]))
return -1;
break;
/* 0xb330-0xb335 undefined */
case 0xb33a: /* MAYR - multiply and add unnormalized */
case 0xb33b: /* MYR - multiply unnormalized */
/* float pair destination [RRD] */
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[4]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + (inib[4] | 2)))
return -1;
break;
case 0xb340: /* LPXBR - load positive */
case 0xb341: /* LNXBR - load negative */
case 0xb343: /* LCXBR - load complement */
case 0xb360: /* LPXR - load positive */
case 0xb361: /* LNXR - load negative */
case 0xb362: /* LTXR - load and test */
case 0xb363: /* LCXR - load complement */
/* float pair destination + flags */
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[6]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + (inib[6] | 2)))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
case 0xb342: /* LTXBR - load and test */
case 0xb34a: /* AXBR - add */
case 0xb34b: /* SXBR - subtract */
case 0xb3da: /* AXTR - add */
case 0xb3db: /* SXTR - subtract */
case 0xb3de: /* LTXTR - load and test */
/* float pair destination + flags + fpc */
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[6]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + (inib[6] | 2)))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
/* 0xb34e-0xb34f undefined */
/* 0xb352 undefined */
case 0xb353: /* DIEBR - divide to integer */
case 0xb35b: /* DIDBR - divide to integer */
/* two float destinations + flags + fpc */
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[4]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[6]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
/* 0xb354-0xb356 undefined */
/* 0xb35a undefined */
/* 0xb35c-0xb35e undefined */
/* 0xb364 undefined */
/* 0xb368 undefined */
case 0xb369: /* CXR - compare */
case 0xb3f4: /* CEDTR - compare biased exponent */
case 0xb3fc: /* CEXTR - compare biased exponent */
case 0xb920: /* CGR - compare */
case 0xb921: /* CLGR - compare logical */
case 0xb930: /* CGFR - compare */
case 0xb931: /* CLGFR - compare logical */
case 0xb9cd: /* CHHR - compare high */
case 0xb9cf: /* CLHHR - compare logical high */
case 0xb9dd: /* CHLR - compare high */
case 0xb9df: /* CLHLR - compare logical high */
/* flags only */
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xb36a-0xb36f undefined */
/* 0xb377-0xb37e undefined */
/* 0xb380-0xb383 undefined */
/* 0xb386-0xb38b undefined */
/* 0xb38d-0xb38f undefined */
/* 0xb393 undefined */
/* 0xb397 undefined */
case 0xb398: /* CFEBR - convert to fixed */
case 0xb399: /* CFDBR - convert to fixed */
case 0xb39a: /* CFXBR - convert to fixed */
case 0xb39c: /* CLFEBR - convert to logical */
case 0xb39d: /* CLFDBR - convert to logical */
case 0xb39e: /* CLFXBR - convert to logical */
case 0xb941: /* CFDTR - convert to fixed */
case 0xb949: /* CFXTR - convert to fixed */
case 0xb943: /* CLFDTR - convert to logical */
case 0xb94b: /* CLFXTR - convert to logical */
/* 32-bit gpr destination + flags + fpc */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[6]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
/* 0xb39b undefined */
/* 0xb39f undefined */
/* 0xb3a3 undefined */
/* 0xb3a7 undefined */
case 0xb3a8: /* CGEBR - convert to fixed */
case 0xb3a9: /* CGDBR - convert to fixed */
case 0xb3aa: /* CGXBR - convert to fixed */
case 0xb3ac: /* CLGEBR - convert to logical */
case 0xb3ad: /* CLGDBR - convert to logical */
case 0xb3ae: /* CLGXBR - convert to logical */
case 0xb3e1: /* CGDTR - convert to fixed */
case 0xb3e9: /* CGXTR - convert to fixed */
case 0xb942: /* CLGDTR - convert to logical */
case 0xb94a: /* CLGXTR - convert to logical */
/* 64-bit gpr destination + flags + fpc */
if (s390_record_gpr_g (gdbarch, regcache, inib[6]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
/* 0xb3ab undefined */
/* 0xb3af-0xb3b3 undefined */
/* 0xb3b7 undefined */
case 0xb3b8: /* CFER - convert to fixed */
case 0xb3b9: /* CFDR - convert to fixed */
case 0xb3ba: /* CFXR - convert to fixed */
case 0xb998: /* ALCR - add logical with carry */
case 0xb999: /* SLBR - subtract logical with borrow */
case 0xb9f4: /* NRK - and */
case 0xb9f6: /* ORK - or */
case 0xb9f7: /* XRK - xor */
case 0xb9f8: /* ARK - add */
case 0xb9f9: /* SRK - subtract */
case 0xb9fa: /* ALRK - add logical */
case 0xb9fb: /* SLRK - subtract logical */
/* 32-bit gpr destination + flags */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[6]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
case 0xb3c8: /* CGER - convert to fixed */
case 0xb3c9: /* CGDR - convert to fixed */
case 0xb3ca: /* CGXR - convert to fixed */
case 0xb900: /* LPGR - load positive */
case 0xb901: /* LNGR - load negative */
case 0xb902: /* LTGR - load and test */
case 0xb903: /* LCGR - load complement */
case 0xb908: /* AGR - add */
case 0xb909: /* SGR - subtract */
case 0xb90a: /* ALGR - add logical */
case 0xb90b: /* SLGR - subtract logical */
case 0xb910: /* LPGFR - load positive */
case 0xb911: /* LNGFR - load negative */
case 0xb912: /* LTGFR - load and test */
case 0xb913: /* LCGFR - load complement */
case 0xb918: /* AGFR - add */
case 0xb919: /* SGFR - subtract */
case 0xb91a: /* ALGFR - add logical */
case 0xb91b: /* SLGFR - subtract logical */
case 0xb980: /* NGR - and */
case 0xb981: /* OGR - or */
case 0xb982: /* XGR - xor */
case 0xb988: /* ALCGR - add logical with carry */
case 0xb989: /* SLBGR - subtract logical with borrow */
case 0xb9e1: /* POPCNT - population count */
case 0xb9e4: /* NGRK - and */
case 0xb9e6: /* OGRK - or */
case 0xb9e7: /* XGRK - xor */
case 0xb9e8: /* AGRK - add */
case 0xb9e9: /* SGRK - subtract */
case 0xb9ea: /* ALGRK - add logical */
case 0xb9eb: /* SLGRK - subtract logical */
case 0xb9ed: /* MSGRKC - multiply single 64x64 -> 64 */
case 0xb9fd: /* MSRKC - multiply single 32x32 -> 32 */
/* 64-bit gpr destination + flags */
if (s390_record_gpr_g (gdbarch, regcache, inib[6]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xb3bb-0xb3c0 undefined */
/* 0xb3c2-0xb3c3 undefined */
/* 0xb3c7 undefined */
/* 0xb3cb-0xb3cc undefined */
case 0xb3cd: /* LGDR - load gr from fpr */
case 0xb3e2: /* CUDTR - convert to unsigned packed */
case 0xb3e3: /* CSDTR - convert to signed packed */
case 0xb3e5: /* EEDTR - extract biased exponent */
case 0xb3e7: /* ESDTR - extract significance */
case 0xb3ed: /* EEXTR - extract biased exponent */
case 0xb3ef: /* ESXTR - extract significance */
case 0xb904: /* LGR - load */
case 0xb906: /* LGBR - load byte */
case 0xb907: /* LGHR - load halfword */
case 0xb90c: /* MSGR - multiply single */
case 0xb90f: /* LRVGR - load reversed */
case 0xb914: /* LGFR - load */
case 0xb916: /* LLGFR - load logical */
case 0xb917: /* LLGTR - load logical thirty one bits */
case 0xb91c: /* MSGFR - multiply single 64<32 */
case 0xb946: /* BCTGR - branch on count */
case 0xb984: /* LLGCR - load logical character */
case 0xb985: /* LLGHR - load logical halfword */
case 0xb9e2: /* LOCGR - load on condition */
/* 64-bit gpr destination */
if (s390_record_gpr_g (gdbarch, regcache, inib[6]))
return -1;
break;
/* 0xb3ce-0xb3cf undefined */
/* 0xb3e6 undefined */
case 0xb3ea: /* CUXTR - convert to unsigned packed */
case 0xb3eb: /* CSXTR - convert to signed packed */
case 0xb90d: /* DSGR - divide single */
case 0xb91d: /* DSGFR - divide single */
case 0xb986: /* MLGR - multiply logical */
case 0xb987: /* DLGR - divide logical */
case 0xb9ec: /* MGRK - multiply 64x64 -> 128 */
/* 64-bit gpr pair destination */
if (s390_record_gpr_g (gdbarch, regcache, inib[6]))
return -1;
if (s390_record_gpr_g (gdbarch, regcache, inib[6] | 1))
return -1;
break;
/* 0xb3ee undefined */
/* 0xb3f0 undefined */
/* 0xb3f8 undefined */
/* 0xb905 privileged */
/* 0xb90e unsupported: EREGG */
/* 0xb915 undefined */
case 0xb91e: /* KMAC - compute message authentication code [partial] */
regcache_raw_read_unsigned (regcache, S390_R1_REGNUM, &tmp);
oaddr = s390_record_address_mask (gdbarch, regcache, tmp);
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM, &tmp);
tmp &= 0xff;
switch (tmp)
{
case 0x00: /* KMAC-Query */
if (record_full_arch_list_add_mem (oaddr, 16))
return -1;
break;
case 0x01: /* KMAC-DEA */
case 0x02: /* KMAC-TDEA-128 */
case 0x03: /* KMAC-TDEA-192 */
case 0x09: /* KMAC-Encrypted-DEA */
case 0x0a: /* KMAC-Encrypted-TDEA-128 */
case 0x0b: /* KMAC-Encrypted-TDEA-192 */
if (record_full_arch_list_add_mem (oaddr, 8))
return -1;
break;
case 0x12: /* KMAC-AES-128 */
case 0x13: /* KMAC-AES-192 */
case 0x14: /* KMAC-AES-256 */
case 0x1a: /* KMAC-Encrypted-AES-128 */
case 0x1b: /* KMAC-Encrypted-AES-192 */
case 0x1c: /* KMAC-Encrypted-AES-256 */
if (record_full_arch_list_add_mem (oaddr, 16))
return -1;
break;
default:
fprintf_unfiltered (gdb_stdlog, "Warning: Unknown KMAC function %02x at %s.\n",
(int)tmp, paddress (gdbarch, addr));
return -1;
}
if (tmp != 0)
{
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[7]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[7] | 1)))
return -1;
}
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xb922-0xb924 undefined */
/* 0xb925 privileged */
/* 0xb928 privileged */
case 0xb929: /* KMA - cipher message with authentication */
case 0xb92a: /* KMF - cipher message with cipher feedback [partial] */
case 0xb92b: /* KMO - cipher message with output feedback [partial] */
case 0xb92f: /* KMC - cipher message with chaining [partial] */
regcache_raw_read_unsigned (regcache, S390_R1_REGNUM, &tmp);
oaddr = s390_record_address_mask (gdbarch, regcache, tmp);
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM, &tmp);
tmp &= 0x7f;
switch (tmp)
{
case 0x00: /* KM*-Query */
if (record_full_arch_list_add_mem (oaddr, 16))
return -1;
break;
case 0x01: /* KM*-DEA */
case 0x02: /* KM*-TDEA-128 */
case 0x03: /* KM*-TDEA-192 */
case 0x09: /* KM*-Encrypted-DEA */
case 0x0a: /* KM*-Encrypted-TDEA-128 */
case 0x0b: /* KM*-Encrypted-TDEA-192 */
if (record_full_arch_list_add_mem (oaddr, 8))
return -1;
break;
case 0x12: /* KM*-AES-128 */
case 0x13: /* KM*-AES-192 */
case 0x14: /* KM*-AES-256 */
case 0x1a: /* KM*-Encrypted-AES-128 */
case 0x1b: /* KM*-Encrypted-AES-192 */
case 0x1c: /* KM*-Encrypted-AES-256 */
if (record_full_arch_list_add_mem (oaddr, 16))
return -1;
break;
case 0x43: /* KMC-PRNG */
/* Only valid for KMC. */
if (insn[0] == 0xb92f)
{
if (record_full_arch_list_add_mem (oaddr, 8))
return -1;
break;
}
/* For other instructions... */
/* Fall through. */
default:
fprintf_unfiltered (gdb_stdlog, "Warning: Unknown KM* function %02x at %s.\n",
(int)tmp, paddress (gdbarch, addr));
return -1;
}
if (tmp != 0)
{
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + inib[6], &tmp);
oaddr2 = s390_record_address_mask (gdbarch, regcache, tmp);
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + (inib[7] | 1), &tmp);
if (record_full_arch_list_add_mem (oaddr2, tmp))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[6]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[7]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[7] | 1)))
return -1;
}
if (tmp != 0 && insn[0] == 0xb929)
{
if (record_full_arch_list_add_reg (regcache,
S390_R0_REGNUM + inib[4]))
return -1;
if (record_full_arch_list_add_reg (regcache,
S390_R0_REGNUM + (inib[4] | 1)))
return -1;
}
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
case 0xb92c: /* PCC - perform cryptographic computation [partial] */
regcache_raw_read_unsigned (regcache, S390_R1_REGNUM, &tmp);
oaddr = s390_record_address_mask (gdbarch, regcache, tmp);
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM, &tmp);
tmp &= 0x7f;
switch (tmp)
{
case 0x00: /* PCC-Query */
if (record_full_arch_list_add_mem (oaddr, 16))
return -1;
break;
case 0x01: /* PCC-Compute-Last-Block-CMAC-Using-DEA */
case 0x02: /* PCC-Compute-Last-Block-CMAC-Using-TDEA-128 */
case 0x03: /* PCC-Compute-Last-Block-CMAC-Using-TDEA-192 */
case 0x09: /* PCC-Compute-Last-Block-CMAC-Using-Encrypted-DEA */
case 0x0a: /* PCC-Compute-Last-Block-CMAC-Using-Encrypted-TDEA-128 */
case 0x0b: /* PCC-Compute-Last-Block-CMAC-Using-Encrypted-TDEA-192 */
if (record_full_arch_list_add_mem (oaddr + 0x10, 8))
return -1;
break;
case 0x12: /* PCC-Compute-Last-Block-CMAC-Using-AES-128 */
case 0x13: /* PCC-Compute-Last-Block-CMAC-Using-AES-192 */
case 0x14: /* PCC-Compute-Last-Block-CMAC-Using-AES-256 */
case 0x1a: /* PCC-Compute-Last-Block-CMAC-Using-Encrypted-AES-128 */
case 0x1b: /* PCC-Compute-Last-Block-CMAC-Using-Encrypted-AES-192 */
case 0x1c: /* PCC-Compute-Last-Block-CMAC-Using-Encrypted-AES-256 */
if (record_full_arch_list_add_mem (oaddr + 0x18, 16))
return -1;
break;
case 0x32: /* PCC-Compute-XTS-Parameter-Using-AES-128 */
if (record_full_arch_list_add_mem (oaddr + 0x30, 32))
return -1;
break;
case 0x34: /* PCC-Compute-XTS-Parameter-Using-AES-256 */
if (record_full_arch_list_add_mem (oaddr + 0x40, 32))
return -1;
break;
case 0x3a: /* PCC-Compute-XTS-Parameter-Using-Encrypted-AES-128 */
if (record_full_arch_list_add_mem (oaddr + 0x50, 32))
return -1;
break;
case 0x3c: /* PCC-Compute-XTS-Parameter-Using-Encrypted-AES-256 */
if (record_full_arch_list_add_mem (oaddr + 0x60, 32))
return -1;
break;
default:
fprintf_unfiltered (gdb_stdlog, "Warning: Unknown PCC function %02x at %s.\n",
(int)tmp, paddress (gdbarch, addr));
return -1;
}
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
case 0xb92d: /* KMCTR - cipher message with counter [partial] */
regcache_raw_read_unsigned (regcache, S390_R1_REGNUM, &tmp);
oaddr = s390_record_address_mask (gdbarch, regcache, tmp);
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM, &tmp);
tmp &= 0x7f;
switch (tmp)
{
case 0x00: /* KMCTR-Query */
if (record_full_arch_list_add_mem (oaddr, 16))
return -1;
break;
case 0x01: /* KMCTR-DEA */
case 0x02: /* KMCTR-TDEA-128 */
case 0x03: /* KMCTR-TDEA-192 */
case 0x09: /* KMCTR-Encrypted-DEA */
case 0x0a: /* KMCTR-Encrypted-TDEA-128 */
case 0x0b: /* KMCTR-Encrypted-TDEA-192 */
case 0x12: /* KMCTR-AES-128 */
case 0x13: /* KMCTR-AES-192 */
case 0x14: /* KMCTR-AES-256 */
case 0x1a: /* KMCTR-Encrypted-AES-128 */
case 0x1b: /* KMCTR-Encrypted-AES-192 */
case 0x1c: /* KMCTR-Encrypted-AES-256 */
break;
default:
fprintf_unfiltered (gdb_stdlog, "Warning: Unknown KMCTR function %02x at %s.\n",
(int)tmp, paddress (gdbarch, addr));
return -1;
}
if (tmp != 0)
{
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + inib[6], &tmp);
oaddr2 = s390_record_address_mask (gdbarch, regcache, tmp);
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + (inib[7] | 1), &tmp);
if (record_full_arch_list_add_mem (oaddr2, tmp))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[6]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[7]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[7] | 1)))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[4]))
return -1;
}
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
case 0xb92e: /* KM - cipher message [partial] */
regcache_raw_read_unsigned (regcache, S390_R1_REGNUM, &tmp);
oaddr = s390_record_address_mask (gdbarch, regcache, tmp);
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM, &tmp);
tmp &= 0x7f;
switch (tmp)
{
case 0x00: /* KM-Query */
if (record_full_arch_list_add_mem (oaddr, 16))
return -1;
break;
case 0x01: /* KM-DEA */
case 0x02: /* KM-TDEA-128 */
case 0x03: /* KM-TDEA-192 */
case 0x09: /* KM-Encrypted-DEA */
case 0x0a: /* KM-Encrypted-TDEA-128 */
case 0x0b: /* KM-Encrypted-TDEA-192 */
case 0x12: /* KM-AES-128 */
case 0x13: /* KM-AES-192 */
case 0x14: /* KM-AES-256 */
case 0x1a: /* KM-Encrypted-AES-128 */
case 0x1b: /* KM-Encrypted-AES-192 */
case 0x1c: /* KM-Encrypted-AES-256 */
break;
case 0x32: /* KM-XTS-AES-128 */
if (record_full_arch_list_add_mem (oaddr + 0x10, 16))
return -1;
break;
case 0x34: /* KM-XTS-AES-256 */
if (record_full_arch_list_add_mem (oaddr + 0x20, 16))
return -1;
break;
case 0x3a: /* KM-XTS-Encrypted-AES-128 */
if (record_full_arch_list_add_mem (oaddr + 0x30, 16))
return -1;
break;
case 0x3c: /* KM-XTS-Encrypted-AES-256 */
if (record_full_arch_list_add_mem (oaddr + 0x40, 16))
return -1;
break;
default:
fprintf_unfiltered (gdb_stdlog, "Warning: Unknown KM function %02x at %s.\n",
(int)tmp, paddress (gdbarch, addr));
return -1;
}
if (tmp != 0)
{
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + inib[6], &tmp);
oaddr2 = s390_record_address_mask (gdbarch, regcache, tmp);
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + (inib[7] | 1), &tmp);
if (record_full_arch_list_add_mem (oaddr2, tmp))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[6]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[7]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[7] | 1)))
return -1;
}
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xb932-0xb93b undefined */
case 0xb93c: /* PPNO - perform pseudorandom number operation [partial] */
regcache_raw_read_unsigned (regcache, S390_R1_REGNUM, &tmp);
oaddr = s390_record_address_mask (gdbarch, regcache, tmp);
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM, &tmp);
tmp &= 0xff;
switch (tmp)
{
case 0x00: /* PPNO-Query */
case 0x80: /* PPNO-Query */
if (record_full_arch_list_add_mem (oaddr, 16))
return -1;
break;
case 0x03: /* PPNO-SHA-512-DRNG - generate */
if (record_full_arch_list_add_mem (oaddr, 240))
return -1;
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + inib[6], &tmp);
oaddr2 = s390_record_address_mask (gdbarch, regcache, tmp);
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + (inib[6] | 1), &tmp);
if (record_full_arch_list_add_mem (oaddr2, tmp))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[6]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[6] | 1)))
return -1;
break;
case 0x83: /* PPNO-SHA-512-DRNG - seed */
if (record_full_arch_list_add_mem (oaddr, 240))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[7]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[7] | 1)))
return -1;
break;
default:
fprintf_unfiltered (gdb_stdlog, "Warning: Unknown PPNO function %02x at %s.\n",
(int)tmp, paddress (gdbarch, addr));
return -1;
}
/* DXC may be written */
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xb93d undefined */
case 0xb93e: /* KIMD - compute intermediate message digest [partial] */
case 0xb93f: /* KLMD - compute last message digest [partial] */
regcache_raw_read_unsigned (regcache, S390_R1_REGNUM, &tmp);
oaddr = s390_record_address_mask (gdbarch, regcache, tmp);
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM, &tmp);
tmp &= 0xff;
switch (tmp)
{
case 0x00: /* K*MD-Query */
if (record_full_arch_list_add_mem (oaddr, 16))
return -1;
break;
case 0x01: /* K*MD-SHA-1 */
if (record_full_arch_list_add_mem (oaddr, 20))
return -1;
break;
case 0x02: /* K*MD-SHA-256 */
if (record_full_arch_list_add_mem (oaddr, 32))
return -1;
break;
case 0x03: /* K*MD-SHA-512 */
if (record_full_arch_list_add_mem (oaddr, 64))
return -1;
break;
case 0x41: /* KIMD-GHASH */
/* Only valid for KIMD. */
if (insn[0] == 0xb93e)
{
if (record_full_arch_list_add_mem (oaddr, 16))
return -1;
break;
}
/* For KLMD... */
/* Fall through. */
default:
fprintf_unfiltered (gdb_stdlog, "Warning: Unknown KMAC function %02x at %s.\n",
(int)tmp, paddress (gdbarch, addr));
return -1;
}
if (tmp != 0)
{
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[7]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[7] | 1)))
return -1;
}
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xb940 undefined */
/* 0xb944-0xb945 undefined */
/* 0xb947-0xb948 undefined */
/* 0xb94c-0xb950 undefined */
/* 0xb954-0xb958 undefined */
/* 0xb95c-0xb95f undefined */
/* 0xb962-0xb971 undefined */
/* 0xb974-0xb97f undefined */
case 0xb983: /* FLOGR - find leftmost one */
/* 64-bit gpr pair destination + flags */
if (s390_record_gpr_g (gdbarch, regcache, inib[6]))
return -1;
if (s390_record_gpr_g (gdbarch, regcache, inib[6] | 1))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xb98a privileged */
/* 0xb98b-0xb98c undefined */
case 0xb98d: /* EPSW - extract psw */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[6]))
return -1;
if (inib[7])
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[7]))
return -1;
break;
/* 0xb98e-0xb98f privileged */
case 0xb990: /* TRTT - translate two to two [partial] */
case 0xb991: /* TRTO - translate two to one [partial] */
case 0xb992: /* TROT - translate one to two [partial] */
case 0xb993: /* TROO - translate one to one [partial] */
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + inib[6], &tmp);
oaddr = s390_record_address_mask (gdbarch, regcache, tmp);
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + (inib[6] | 1), &tmp);
/* tmp is source length, we want destination length. Adjust. */
if (insn[0] == 0xb991)
tmp >>= 1;
if (insn[0] == 0xb992)
tmp <<= 1;
if (record_full_arch_list_add_mem (oaddr, tmp))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[6]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[6] | 1)))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[7]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
case 0xb996: /* MLR - multiply logical */
case 0xb997: /* DLR - divide logical */
/* 32-bit gpr pair destination */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[6]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[6] | 1)))
return -1;
break;
/* 0xb99a-0xb9af unsupported, privileged, or undefined */
/* 0xb9b4-0xb9bc undefined */
case 0xb9bd: /* TRTRE - translate and test reverse extended [partial] */
case 0xb9bf: /* TRTE - translate and test extended [partial] */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[6]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[6] | 1)))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[7]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xb9c0-0xb9c7 undefined */
case 0xb9c8: /* AHHHR - add high */
case 0xb9c9: /* SHHHR - subtract high */
case 0xb9ca: /* ALHHHR - add logical high */
case 0xb9cb: /* SLHHHR - subtract logical high */
case 0xb9d8: /* AHHLR - add high */
case 0xb9d9: /* SHHLR - subtract high */
case 0xb9da: /* ALHHLR - add logical high */
case 0xb9db: /* SLHHLR - subtract logical high */
/* 32-bit high gpr destination + flags */
if (s390_record_gpr_h (gdbarch, regcache, inib[6]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xb9cc undefined */
/* 0xb9ce undefined */
/* 0xb9d0-0xb9d7 undefined */
/* 0xb9dc undefined */
/* 0xb9de undefined */
case 0xb9e0: /* LOCFHR - load high on condition */
/* 32-bit high gpr destination */
if (s390_record_gpr_h (gdbarch, regcache, inib[6]))
return -1;
break;
/* 0xb9e3 undefined */
/* 0xb9e5 undefined */
/* 0xb9ee-0xb9f1 undefined */
/* 0xb9f3 undefined */
/* 0xb9f5 undefined */
/* 0xb9fc undefined */
/* 0xb9fe -0xb9ff undefined */
default:
goto UNKNOWN_OP;
}
break;
/* 0xb4-0xb5 undefined */
/* 0xb6 privileged: STCTL - store control */
/* 0xb7 privileged: LCTL - load control */
/* 0xb8 undefined */
case 0xba: /* CS - compare and swap */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
if (record_full_arch_list_add_mem (oaddr, 4))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
case 0xbb: /* CDS - compare double and swap */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
if (record_full_arch_list_add_mem (oaddr, 8))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[2] | 1)))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xbc undefined */
case 0xbe: /* STCM - store characters under mask */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
if (record_full_arch_list_add_mem (oaddr, s390_popcnt (inib[3])))
return -1;
break;
case 0xc0:
case 0xc2:
case 0xc4:
case 0xc6:
case 0xcc:
/* RIL-format instruction */
switch (ibyte[0] << 4 | inib[3])
{
case 0xc00: /* LARL - load address relative long */
case 0xc05: /* BRASL - branch relative and save long */
case 0xc09: /* IILF - insert immediate */
case 0xc21: /* MSFI - multiply single immediate */
case 0xc42: /* LLHRL - load logical halfword relative long */
case 0xc45: /* LHRL - load halfword relative long */
case 0xc4d: /* LRL - load relative long */
/* 32-bit or native gpr destination */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
return -1;
break;
case 0xc01: /* LGFI - load immediate */
case 0xc0e: /* LLIHF - load logical immediate */
case 0xc0f: /* LLILF - load logical immediate */
case 0xc20: /* MSGFI - multiply single immediate */
case 0xc44: /* LGHRL - load halfword relative long */
case 0xc46: /* LLGHRL - load logical halfword relative long */
case 0xc48: /* LGRL - load relative long */
case 0xc4c: /* LGFRL - load relative long */
case 0xc4e: /* LLGFRL - load logical relative long */
/* 64-bit gpr destination */
if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
return -1;
break;
/* 0xc02-0xc03 undefined */
case 0xc04: /* BRCL - branch relative on condition long */
case 0xc62: /* PFDRL - prefetch data relative long */
break;
case 0xc06: /* XIHF - xor immediate */
case 0xc0a: /* NIHF - and immediate */
case 0xc0c: /* OIHF - or immediate */
case 0xcc8: /* AIH - add immediate high */
case 0xcca: /* ALSIH - add logical with signed immediate high */
/* 32-bit high gpr destination + flags */
if (s390_record_gpr_h (gdbarch, regcache, inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
case 0xc07: /* XILF - xor immediate */
case 0xc0b: /* NILF - and immediate */
case 0xc0d: /* OILF - or immediate */
case 0xc25: /* SLFI - subtract logical immediate */
case 0xc29: /* AFI - add immediate */
case 0xc2b: /* ALFI - add logical immediate */
/* 32-bit gpr destination + flags */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
case 0xc08: /* IIHF - insert immediate */
case 0xcc6: /* BRCTH - branch relative on count high */
case 0xccb: /* ALSIHN - add logical with signed immediate high */
/* 32-bit high gpr destination */
if (s390_record_gpr_h (gdbarch, regcache, inib[2]))
return -1;
break;
/* 0xc22-0xc23 undefined */
case 0xc24: /* SLGFI - subtract logical immediate */
case 0xc28: /* AGFI - add immediate */
case 0xc2a: /* ALGFI - add logical immediate */
/* 64-bit gpr destination + flags */
if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xc26-0xc27 undefined */
case 0xc2c: /* CGFI - compare immediate */
case 0xc2d: /* CFI - compare immediate */
case 0xc2e: /* CLGFI - compare logical immediate */
case 0xc2f: /* CLFI - compare logical immediate */
case 0xc64: /* CGHRL - compare halfword relative long */
case 0xc65: /* CHRL - compare halfword relative long */
case 0xc66: /* CLGHRL - compare logical halfword relative long */
case 0xc67: /* CLHRL - compare logical halfword relative long */
case 0xc68: /* CGRL - compare relative long */
case 0xc6a: /* CLGRL - compare logical relative long */
case 0xc6c: /* CGFRL - compare relative long */
case 0xc6d: /* CRL - compare relative long */
case 0xc6e: /* CLGFRL - compare logical relative long */
case 0xc6f: /* CLRL - compare logical relative long */
case 0xccd: /* CIH - compare immediate high */
case 0xccf: /* CLIH - compare logical immediate high */
/* flags only */
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xc40-0xc41 undefined */
/* 0xc43 undefined */
case 0xc47: /* STHRL - store halfword relative long */
oaddr = s390_record_calc_rl (gdbarch, regcache, addr, insn[1], insn[2]);
if (record_full_arch_list_add_mem (oaddr, 2))
return -1;
break;
/* 0xc49-0xc4a undefined */
case 0xc4b: /* STGRL - store relative long */
oaddr = s390_record_calc_rl (gdbarch, regcache, addr, insn[1], insn[2]);
if (record_full_arch_list_add_mem (oaddr, 8))
return -1;
break;
case 0xc4f: /* STRL - store relative long */
oaddr = s390_record_calc_rl (gdbarch, regcache, addr, insn[1], insn[2]);
if (record_full_arch_list_add_mem (oaddr, 4))
return -1;
break;
case 0xc60: /* EXRL - execute relative long */
if (ex != -1)
{
fprintf_unfiltered (gdb_stdlog, "Warning: Double execute at %s.\n",
paddress (gdbarch, addr));
return -1;
}
addr = s390_record_calc_rl (gdbarch, regcache, addr, insn[1], insn[2]);
if (inib[2])
{
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + inib[2], &tmp);
ex = tmp & 0xff;
}
else
{
ex = 0;
}
goto ex;
/* 0xc61 undefined */
/* 0xc63 undefined */
/* 0xc69 undefined */
/* 0xc6b undefined */
/* 0xcc0-0xcc5 undefined */
/* 0xcc7 undefined */
/* 0xcc9 undefined */
/* 0xccc undefined */
/* 0xcce undefined */
default:
goto UNKNOWN_OP;
}
break;
/* 0xc1 undefined */
/* 0xc3 undefined */
case 0xc5: /* BPRP - branch prediction relative preload */
case 0xc7: /* BPP - branch prediction preload */
/* no visible effect */
break;
case 0xc8:
/* SSF-format instruction */
switch (ibyte[0] << 4 | inib[3])
{
/* 0xc80 unsupported */
case 0xc81: /* ECTG - extract cpu time */
if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
return -1;
if (s390_record_gpr_g (gdbarch, regcache, 0))
return -1;
if (s390_record_gpr_g (gdbarch, regcache, 1))
return -1;
break;
case 0xc82: /* CSST - compare and swap and store */
{
uint8_t fc, sc;
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM, &tmp);
fc = tmp & 0xff;
sc = tmp >> 8 & 0xff;
/* First and third operands. */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
switch (fc)
{
case 0x00: /* 32-bit */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
return -1;
if (record_full_arch_list_add_mem (oaddr, 4))
return -1;
break;
case 0x01: /* 64-bit */
if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
return -1;
if (record_full_arch_list_add_mem (oaddr, 8))
return -1;
break;
case 0x02: /* 128-bit */
if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
return -1;
if (s390_record_gpr_g (gdbarch, regcache, inib[2] | 1))
return -1;
if (record_full_arch_list_add_mem (oaddr, 16))
return -1;
break;
default:
fprintf_unfiltered (gdb_stdlog, "Warning: Unknown CSST FC %02x at %s.\n",
fc, paddress (gdbarch, addr));
return -1;
}
/* Second operand. */
oaddr2 = s390_record_calc_disp (gdbarch, regcache, 0, insn[2], 0);
if (sc > 4)
{
fprintf_unfiltered (gdb_stdlog, "Warning: Unknown CSST FC %02x at %s.\n",
sc, paddress (gdbarch, addr));
return -1;
}
if (record_full_arch_list_add_mem (oaddr2, 1 << sc))
return -1;
/* Flags. */
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
}
break;
/* 0xc83 undefined */
case 0xc84: /* LPD - load pair disjoint */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[2] | 1)))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
case 0xc85: /* LPDG - load pair disjoint */
if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
return -1;
if (s390_record_gpr_g (gdbarch, regcache, inib[2] | 1))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xc86-0xc8f undefined */
default:
goto UNKNOWN_OP;
}
break;
/* 0xc9-0xcb undefined */
/* 0xcd-0xcf undefined */
case 0xd0: /* TRTR - translate and test reversed */
case 0xdd: /* TRT - translate and test */
if (record_full_arch_list_add_reg (regcache, S390_R1_REGNUM))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R2_REGNUM))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
case 0xd1: /* MVN - move numbers */
case 0xd2: /* MVC - move */
case 0xd3: /* MVZ - move zones */
case 0xdc: /* TR - translate */
case 0xe8: /* MVCIN - move inverse */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
if (record_full_arch_list_add_mem (oaddr, ibyte[1] + 1))
return -1;
break;
case 0xd4: /* NC - and */
case 0xd6: /* OC - or*/
case 0xd7: /* XC - xor */
case 0xe2: /* UNPKU - unpack unicode */
case 0xea: /* UNPKA - unpack ASCII */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
if (record_full_arch_list_add_mem (oaddr, ibyte[1] + 1))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
case 0xde: /* ED - edit */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
if (record_full_arch_list_add_mem (oaddr, ibyte[1] + 1))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
/* DXC may be written */
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
case 0xdf: /* EDMK - edit and mark */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
if (record_full_arch_list_add_mem (oaddr, ibyte[1] + 1))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R1_REGNUM))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
/* DXC may be written */
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
/* 0xd8 undefined */
/* 0xd9 unsupported: MVCK - move with key */
/* 0xda unsupported: MVCP - move to primary */
/* 0xdb unsupported: MVCS - move to secondary */
/* 0xe0 undefined */
case 0xe1: /* PKU - pack unicode */
case 0xe9: /* PKA - pack ASCII */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
if (record_full_arch_list_add_mem (oaddr, 16))
return -1;
break;
case 0xe3:
case 0xe6:
case 0xe7:
case 0xeb:
case 0xed:
/* RXY/RXE/RXF/RSL/RSY/SIY/V*-format instruction */
switch (ibyte[0] << 8 | ibyte[5])
{
/* 0xe300-0xe301 undefined */
case 0xe302: /* LTG - load and test */
case 0xe308: /* AG - add */
case 0xe309: /* SG - subtract */
case 0xe30a: /* ALG - add logical */
case 0xe30b: /* SLG - subtract logical */
case 0xe318: /* AGF - add */
case 0xe319: /* SGF - subtract */
case 0xe31a: /* ALGF - add logical */
case 0xe31b: /* SLGF - subtract logical */
case 0xe332: /* LTGF - load and test */
case 0xe380: /* NG - and */
case 0xe381: /* OG - or */
case 0xe382: /* XG - xor */
case 0xe388: /* ALCG - add logical with carry */
case 0xe389: /* SLBG - subtract logical with borrow */
case 0xeb0a: /* SRAG - shift right single */
case 0xeb0b: /* SLAG - shift left single */
/* 64-bit gpr destination + flags */
if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xe303 privileged */
case 0xe304: /* LG - load */
case 0xe30c: /* MSG - multiply single */
case 0xe30f: /* LRVG - load reversed */
case 0xe314: /* LGF - load */
case 0xe315: /* LGH - load halfword */
case 0xe316: /* LLGF - load logical */
case 0xe317: /* LLGT - load logical thirty one bits */
case 0xe31c: /* MSGF - multiply single */
case 0xe32a: /* LZRG - load and zero rightmost byte */
case 0xe33a: /* LLZRGF - load logical and zero rightmost byte */
case 0xe33c: /* MGH - multiply halfword 64x16mem -> 64 */
case 0xe346: /* BCTG - branch on count */
case 0xe377: /* LGB - load byte */
case 0xe390: /* LLGC - load logical character */
case 0xe391: /* LLGH - load logical halfword */
case 0xeb0c: /* SRLG - shift right single logical */
case 0xeb0d: /* SLLG - shift left single logical */
case 0xeb1c: /* RLLG - rotate left single logical */
case 0xeb44: /* BXHG - branch on index high */
case 0xeb45: /* BXLEG - branch on index low or equal */
case 0xeb4c: /* ECAG - extract cpu attribute */
case 0xebe2: /* LOCG - load on condition */
/* 64-bit gpr destination */
if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
return -1;
break;
/* 0xe305 undefined */
case 0xe306: /* CVBY - convert to binary */
/* 32-bit or native gpr destination + FPC (DXC write) */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
/* 0xe307 undefined */
case 0xe30d: /* DSG - divide single */
case 0xe31d: /* DSGF - divide single */
case 0xe384: /* MG - multiply 64x64mem -> 128 */
case 0xe386: /* MLG - multiply logical */
case 0xe387: /* DLG - divide logical */
case 0xe38f: /* LPQ - load pair from quadword */
/* 64-bit gpr pair destination */
if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
return -1;
if (s390_record_gpr_g (gdbarch, regcache, inib[2] | 1))
return -1;
break;
case 0xe30e: /* CVBG - convert to binary */
/* 64-bit gpr destination + FPC (DXC write) */
if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
/* 0xe310-0xe311 undefined */
case 0xe312: /* LT - load and test */
case 0xe338: /* AGH - add halfword to 64 bit value */
case 0xe339: /* SGH - subtract halfword from 64 bit value */
case 0xe353: /* MSC - multiply single 32x32mem -> 32 */
case 0xe354: /* NY - and */
case 0xe356: /* OY - or */
case 0xe357: /* XY - xor */
case 0xe35a: /* AY - add */
case 0xe35b: /* SY - subtract */
case 0xe35e: /* ALY - add logical */
case 0xe35f: /* SLY - subtract logical */
case 0xe37a: /* AHY - add halfword */
case 0xe37b: /* SHY - subtract halfword */
case 0xe383: /* MSGC - multiply single 64x64mem -> 64 */
case 0xe398: /* ALC - add logical with carry */
case 0xe399: /* SLB - subtract logical with borrow */
case 0xe727: /* LCBB - load count to block bounduary */
case 0xeb81: /* ICMY - insert characters under mask */
case 0xebdc: /* SRAK - shift left single */
case 0xebdd: /* SLAK - shift left single */
/* 32/64-bit gpr destination + flags */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xe313 privileged */
case 0xe31e: /* LRV - load reversed */
case 0xe31f: /* LRVH - load reversed */
case 0xe33b: /* LZRF - load and zero rightmost byte */
case 0xe351: /* MSY - multiply single */
case 0xe358: /* LY - load */
case 0xe371: /* LAY - load address */
case 0xe373: /* ICY - insert character */
case 0xe376: /* LB - load byte */
case 0xe378: /* LHY - load */
case 0xe37c: /* MHY - multiply halfword */
case 0xe394: /* LLC - load logical character */
case 0xe395: /* LLH - load logical halfword */
case 0xeb1d: /* RLL - rotate left single logical */
case 0xebde: /* SRLK - shift left single logical */
case 0xebdf: /* SLLK - shift left single logical */
case 0xebf2: /* LOC - load on condition */
/* 32-bit or native gpr destination */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
return -1;
break;
case 0xe320: /* CG - compare */
case 0xe321: /* CLG - compare logical */
case 0xe330: /* CGF - compare */
case 0xe331: /* CLGF - compare logical */
case 0xe334: /* CGH - compare halfword */
case 0xe355: /* CLY - compare logical */
case 0xe359: /* CY - compare */
case 0xe379: /* CHY - compare halfword */
case 0xe3cd: /* CHF - compare high */
case 0xe3cf: /* CLHF - compare logical high */
case 0xeb20: /* CLMH - compare logical under mask high */
case 0xeb21: /* CLMY - compare logical under mask */
case 0xeb51: /* TMY - test under mask */
case 0xeb55: /* CLIY - compare logical */
case 0xebc0: /* TP - test decimal */
case 0xed10: /* TCEB - test data class */
case 0xed11: /* TCDB - test data class */
case 0xed12: /* TCXB - test data class */
case 0xed50: /* TDCET - test data class */
case 0xed51: /* TDGET - test data group */
case 0xed54: /* TDCDT - test data class */
case 0xed55: /* TDGDT - test data group */
case 0xed58: /* TDCXT - test data class */
case 0xed59: /* TDGXT - test data group */
/* flags only */
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xe322-0xe323 undefined */
case 0xe324: /* STG - store */
case 0xe325: /* NTSTG - nontransactional store */
case 0xe326: /* CVDY - convert to decimal */
case 0xe32f: /* STRVG - store reversed */
case 0xebe3: /* STOCG - store on condition */
case 0xed67: /* STDY - store */
oaddr = s390_record_calc_disp (gdbarch, regcache, inib[3], insn[1], ibyte[4]);
if (record_full_arch_list_add_mem (oaddr, 8))
return -1;
break;
/* 0xe327-0xe329 undefined */
/* 0xe32b-0xe32d undefined */
case 0xe32e: /* CVDG - convert to decimal */
case 0xe38e: /* STPQ - store pair to quadword */
oaddr = s390_record_calc_disp (gdbarch, regcache, inib[3], insn[1], ibyte[4]);
if (record_full_arch_list_add_mem (oaddr, 16))
return -1;
break;
/* 0xe333 undefined */
/* 0xe335 undefined */
case 0xe336: /* PFD - prefetch data */
break;
/* 0xe337 undefined */
/* 0xe33c-0xe33d undefined */
case 0xe33e: /* STRV - store reversed */
case 0xe350: /* STY - store */
case 0xe3cb: /* STFH - store high */
case 0xebe1: /* STOCFH - store high on condition */
case 0xebf3: /* STOC - store on condition */
case 0xed66: /* STEY - store */
oaddr = s390_record_calc_disp (gdbarch, regcache, inib[3], insn[1], ibyte[4]);
if (record_full_arch_list_add_mem (oaddr, 4))
return -1;
break;
case 0xe33f: /* STRVH - store reversed */
case 0xe370: /* STHY - store halfword */
case 0xe3c7: /* STHH - store halfword high */
oaddr = s390_record_calc_disp (gdbarch, regcache, inib[3], insn[1], ibyte[4]);
if (record_full_arch_list_add_mem (oaddr, 2))
return -1;
break;
/* 0xe340-0xe345 undefined */
case 0xe347: /* BIC - branch indirect on condition */
break;
/* 0xe348-0xe34f undefined */
/* 0xe352 undefined */
case 0xe35c: /* MFY - multiply */
case 0xe396: /* ML - multiply logical */
case 0xe397: /* DL - divide logical */
/* 32-bit gpr pair destination */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[2] | 1)))
return -1;
break;
/* 0xe35d undefined */
/* 0xe360-0xe36f undefined */
case 0xe372: /* STCY - store character */
case 0xe3c3: /* STCH - store character high */
oaddr = s390_record_calc_disp (gdbarch, regcache, inib[3], insn[1], ibyte[4]);
if (record_full_arch_list_add_mem (oaddr, 1))
return -1;
break;
/* 0xe374 undefined */
case 0xe375: /* LAEY - load address extended */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_A0_REGNUM + inib[2]))
return -1;
break;
/* 0xe37d-0xe37f undefined */
case 0xe385: /* LGAT - load and trap */
case 0xe39c: /* LLGTAT - load logical thirty one bits and trap */
case 0xe39d: /* LLGFAT - load logical and trap */
case 0xe650: /* VCVB - vector convert to binary 32 bit*/
case 0xe652: /* VCVBG - vector convert to binary 64 bit*/
case 0xe721: /* VLGV - vector load gr from vr element */
/* 64-bit gpr destination + fpc for possible DXC write */
if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
/* 0xe38a-0xe38d undefined */
/* 0xe392-0xe393 undefined */
/* 0xe39a-0xe39b undefined */
/* 0xe39e undefined */
case 0xe39f: /* LAT - load and trap */
/* 32-bit gpr destination + fpc for possible DXC write */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
/* 0xe3a0-0xe3bf undefined */
case 0xe3c0: /* LBH - load byte high */
case 0xe3c2: /* LLCH - load logical character high */
case 0xe3c4: /* LHH - load halfword high */
case 0xe3c6: /* LLHH - load logical halfword high */
case 0xe3ca: /* LFH - load high */
case 0xebe0: /* LOCFH - load high on condition */
/* 32-bit high gpr destination */
if (s390_record_gpr_h (gdbarch, regcache, inib[2]))
return -1;
break;
/* 0xe3c1 undefined */
/* 0xe3c5 undefined */
case 0xe3c8: /* LFHAT - load high and trap */
/* 32-bit high gpr destination + fpc for possible DXC write */
if (s390_record_gpr_h (gdbarch, regcache, inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
/* 0xe3c9 undefined */
/* 0xe3cc undefined */
/* 0xe3ce undefined */
/* 0xe3d0-0xe3ff undefined */
case 0xe634: /* VPKZ - vector pack zoned */
case 0xe635: /* VLRL - vector load rightmost with immed. length */
case 0xe637: /* VLRLR - vector load rightmost with length */
case 0xe649: /* VLIP - vector load immediate decimal */
case 0xe700: /* VLEB - vector load element */
case 0xe701: /* VLEH - vector load element */
case 0xe702: /* VLEG - vector load element */
case 0xe703: /* VLEF - vector load element */
case 0xe704: /* VLLEZ - vector load logical element and zero */
case 0xe705: /* VLREP - vector load and replicate */
case 0xe706: /* VL - vector load */
case 0xe707: /* VLBB - vector load to block bounduary */
case 0xe712: /* VGEG - vector gather element */
case 0xe713: /* VGEF - vector gather element */
case 0xe722: /* VLVG - vector load vr element from gr */
case 0xe730: /* VESL - vector element shift left */
case 0xe733: /* VERLL - vector element rotate left logical */
case 0xe737: /* VLL - vector load with length */
case 0xe738: /* VESRL - vector element shift right logical */
case 0xe73a: /* VESRA - vector element shift right arithmetic */
case 0xe740: /* VLEIB - vector load element immediate */
case 0xe741: /* VLEIH - vector load element immediate */
case 0xe742: /* VLEIG - vector load element immediate */
case 0xe743: /* VLEIF - vector load element immediate */
case 0xe744: /* VGBM - vector generate byte mask */
case 0xe745: /* VREPI - vector replicate immediate */
case 0xe746: /* VGM - vector generate mask */
case 0xe74d: /* VREP - vector replicate */
case 0xe750: /* VPOPCT - vector population count */
case 0xe752: /* VCTZ - vector count trailing zeros */
case 0xe753: /* VCLZ - vector count leading zeros */
case 0xe756: /* VLR - vector load */
case 0xe75f: /* VSEG -vector sign extend to doubleword */
case 0xe760: /* VMRL - vector merge low */
case 0xe761: /* VMRH - vector merge high */
case 0xe762: /* VLVGP - vector load vr from grs disjoint */
case 0xe764: /* VSUM - vector sum across word */
case 0xe765: /* VSUMG - vector sum across doubleword */
case 0xe766: /* VCKSM - vector checksum */
case 0xe767: /* VSUMQ - vector sum across quadword */
case 0xe768: /* VN - vector and */
case 0xe769: /* VNC - vector and with complement */
case 0xe76a: /* VO - vector or */
case 0xe76b: /* VNO - vector nor */
case 0xe76c: /* VNX - vector not exclusive or */
case 0xe76d: /* VX - vector xor */
case 0xe76e: /* VNN - vector nand */
case 0xe76f: /* VOC - vector or with complement */
case 0xe770: /* VESLV - vector element shift left */
case 0xe772: /* VERIM - vector element rotate and insert under mask */
case 0xe773: /* VERLLV - vector element rotate left logical */
case 0xe774: /* VSL - vector shift left */
case 0xe775: /* VSLB - vector shift left by byte */
case 0xe777: /* VSLDB - vector shift left double by byte */
case 0xe778: /* VESRLV - vector element shift right logical */
case 0xe77a: /* VESRAV - vector element shift right arithmetic */
case 0xe77c: /* VSRL - vector shift right logical */
case 0xe77d: /* VSRLB - vector shift right logical by byte */
case 0xe77e: /* VSRA - vector shift right arithmetic */
case 0xe77f: /* VSRAB - vector shift right arithmetic by byte */
case 0xe784: /* VPDI - vector permute doubleword immediate */
case 0xe785: /* VBPERM - vector bit permute */
case 0xe78c: /* VPERM - vector permute */
case 0xe78d: /* VSEL - vector select */
case 0xe78e: /* VFMS - vector fp multiply and subtract */
case 0xe78f: /* VFMA - vector fp multiply and add */
case 0xe794: /* VPK - vector pack */
case 0xe79e: /* VFNMS - vector fp negative multiply and subtract */
case 0xe79f: /* VFNMA - vector fp negative multiply and add */
case 0xe7a1: /* VMLH - vector multiply logical high */
case 0xe7a2: /* VML - vector multiply low */
case 0xe7a3: /* VMH - vector multiply high */
case 0xe7a4: /* VMLE - vector multiply logical even */
case 0xe7a5: /* VMLO - vector multiply logical odd */
case 0xe7a6: /* VME - vector multiply even */
case 0xe7a7: /* VMO - vector multiply odd */
case 0xe7a9: /* VMALH - vector multiply and add logical high */
case 0xe7aa: /* VMAL - vector multiply and add low */
case 0xe7ab: /* VMAH - vector multiply and add high */
case 0xe7ac: /* VMALE - vector multiply and add logical even */
case 0xe7ad: /* VMALO - vector multiply and add logical odd */
case 0xe7ae: /* VMAE - vector multiply and add even */
case 0xe7af: /* VMAO - vector multiply and add odd */
case 0xe7b4: /* VGFM - vector Galois field multiply sum */
case 0xe7b8: /* VMSL - vector multiply sum logical */
case 0xe7b9: /* VACCC - vector add with carry compute carry */
case 0xe7bb: /* VAC - vector add with carry */
case 0xe7bc: /* VGFMA - vector Galois field multiply sum and accumulate */
case 0xe7bd: /* VSBCBI - vector subtract with borrow compute borrow indication */
case 0xe7bf: /* VSBI - vector subtract with borrow indication */
case 0xe7c0: /* VCLGD - vector convert to logical 64-bit */
case 0xe7c1: /* VCDLG - vector convert from logical 64-bit */
case 0xe7c2: /* VCGD - vector convert to fixed 64-bit */
case 0xe7c3: /* VCDG - vector convert from fixed 64-bit */
case 0xe7c4: /* VLDE/VFLL - vector fp load lengthened */
case 0xe7c5: /* VLED/VFLR - vector fp load rounded */
case 0xe7c7: /* VFI - vector load fp integer */
case 0xe7cc: /* VFPSO - vector fp perform sign operation */
case 0xe7ce: /* VFSQ - vector fp square root */
case 0xe7d4: /* VUPLL - vector unpack logical low */
case 0xe7d6: /* VUPL - vector unpack low */
case 0xe7d5: /* VUPLH - vector unpack logical high */
case 0xe7d7: /* VUPH - vector unpack high */
case 0xe7de: /* VLC - vector load complement */
case 0xe7df: /* VLP - vector load positive */
case 0xe7e2: /* VFA - vector fp subtract */
case 0xe7e3: /* VFA - vector fp add */
case 0xe7e5: /* VFD - vector fp divide */
case 0xe7e7: /* VFM - vector fp multiply */
case 0xe7ee: /* VFMIN - vector fp minimum */
case 0xe7ef: /* VFMAX - vector fp maximum */
case 0xe7f0: /* VAVGL - vector average logical */
case 0xe7f1: /* VACC - vector add and compute carry */
case 0xe7f2: /* VAVG - vector average */
case 0xe7f3: /* VA - vector add */
case 0xe7f5: /* VSCBI - vector subtract compute borrow indication */
case 0xe7f7: /* VS - vector subtract */
case 0xe7fc: /* VMNL - vector minimum logical */
case 0xe7fd: /* VMXL - vector maximum logical */
case 0xe7fe: /* VMN - vector minimum */
case 0xe7ff: /* VMX - vector maximum */
/* vector destination + FPC */
if (s390_record_vr (gdbarch, regcache, ivec[0]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
case 0xe63d: /* VSTRL - vector store rightmost with immed. length */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
if (record_full_arch_list_add_mem (oaddr, inib[3] + 1))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
case 0xe708: /* VSTEB - vector store element */
oaddr = s390_record_calc_disp (gdbarch, regcache, inib[3], insn[1], 0);
if (record_full_arch_list_add_mem (oaddr, 1))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
case 0xe709: /* VSTEH - vector store element */
oaddr = s390_record_calc_disp (gdbarch, regcache, inib[3], insn[1], 0);
if (record_full_arch_list_add_mem (oaddr, 2))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
case 0xe70a: /* VSTEG - vector store element */
oaddr = s390_record_calc_disp (gdbarch, regcache, inib[3], insn[1], 0);
if (record_full_arch_list_add_mem (oaddr, 8))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
case 0xe70b: /* VSTEF - vector store element */
oaddr = s390_record_calc_disp (gdbarch, regcache, inib[3], insn[1], 0);
if (record_full_arch_list_add_mem (oaddr, 4))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
/* 0xe70c-0xe70d undefined */
case 0xe70e: /* VST - vector store */
oaddr = s390_record_calc_disp (gdbarch, regcache, inib[3], insn[1], 0);
if (record_full_arch_list_add_mem (oaddr, 16))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
/* 0xe70f-0xe711 undefined */
/* 0xe714-0xe719 undefined */
case 0xe71a: /* VSCEG - vector scatter element */
if (s390_record_calc_disp_vsce (gdbarch, regcache, ivec[1], inib[8], 8, insn[1], 0, &oaddr))
return -1;
if (record_full_arch_list_add_mem (oaddr, 8))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
case 0xe71b: /* VSCEF - vector scatter element */
if (s390_record_calc_disp_vsce (gdbarch, regcache, ivec[1], inib[8], 4, insn[1], 0, &oaddr))
return -1;
if (record_full_arch_list_add_mem (oaddr, 4))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
/* 0xe71c-0xe720 undefined */
/* 0xe723-0xe726 undefined */
/* 0xe728-0xe72f undefined */
/* 0xe731-0xe732 undefined */
/* 0xe734-0xe735 undefined */
case 0xe736: /* VLM - vector load multiple */
for (i = ivec[0]; i != ivec[1]; i++, i &= 0x1f)
if (s390_record_vr (gdbarch, regcache, i))
return -1;
if (s390_record_vr (gdbarch, regcache, ivec[1]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
/* 0xe739 undefined */
/* 0xe73b-0xe73d undefined */
case 0xe73e: /* VSTM - vector store multiple */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
if (ivec[0] <= ivec[1])
n = ivec[1] - ivec[0] + 1;
else
n = ivec[1] + 0x20 - ivec[0] + 1;
if (record_full_arch_list_add_mem (oaddr, n * 16))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
case 0xe63c: /* VUPKZ - vector unpack zoned */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
if (record_full_arch_list_add_mem (oaddr, (ibyte[1] + 1) & 31))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
case 0xe63f: /* VSTRLR - vector store rightmost with length */
case 0xe73f: /* VSTL - vector store with length */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + inib[3], &tmp);
tmp &= 0xffffffffu;
if (tmp > 15)
tmp = 15;
if (record_full_arch_list_add_mem (oaddr, tmp + 1))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
/* 0xe747-0xe749 undefined */
case 0xe658: /* VCVD - vector convert to decimal 32 bit */
case 0xe659: /* VSRP - vector shift and round decimal */
case 0xe65a: /* VCVDG - vector convert to decimal 64 bit*/
case 0xe65b: /* VPSOP - vector perform sign operation decimal */
case 0xe671: /* VAP - vector add decimal */
case 0xe673: /* VSP - vector subtract decimal */
case 0xe678: /* VMP - vector multiply decimal */
case 0xe679: /* VMSP - vector multiply decimal */
case 0xe67a: /* VDP - vector divide decimal */
case 0xe67b: /* VRP - vector remainder decimal */
case 0xe67e: /* VSDP - vector shift and divide decimal */
case 0xe74a: /* VFTCI - vector fp test data class immediate */
case 0xe75c: /* VISTR - vector isolate string */
case 0xe780: /* VFEE - vector find element equal */
case 0xe781: /* VFENE - vector find element not equal */
case 0xe782: /* VFA - vector find any element equal */
case 0xe78a: /* VSTRC - vector string range compare */
case 0xe795: /* VPKLS - vector pack logical saturate */
case 0xe797: /* VPKS - vector pack saturate */
case 0xe7e8: /* VFCE - vector fp compare equal */
case 0xe7ea: /* VFCHE - vector fp compare high or equal */
case 0xe7eb: /* VFCH - vector fp compare high */
case 0xe7f8: /* VCEQ - vector compare equal */
case 0xe7f9: /* VCHL - vector compare high logical */
case 0xe7fb: /* VCH - vector compare high */
/* vector destination + flags + FPC */
if (s390_record_vr (gdbarch, regcache, ivec[0]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
case 0xe65f: /* VTP - vector test decimal */
/* flags + FPC */
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
/* 0xe74b-0xe74c undefined */
/* 0xe74e-0xe74f undefined */
/* 0xe751 undefined */
/* 0xe754-0xe755 undefined */
/* 0xe757-0xe75b undefined */
/* 0xe75d-0xe75e undefined */
/* 0xe763 undefined */
/* 0xe771 undefined */
/* 0xe776 undefined */
/* 0xe779 undefined */
/* 0xe77b undefined */
/* 0xe783 undefined */
/* 0xe786-0xe789 undefined */
/* 0xe78b undefined */
/* 0xe790-0xe793 undefined */
/* 0xe796 undefined */
/* 0xe798-0xe79d undefined */
/* 0xe7a0 undefined */
/* 0xe7a8 undefined */
/* 0xe7b0-0xe7b3 undefined */
/* 0xe7b5-0xe7b7 undefined */
/* 0xe7ba undefined */
/* 0xe7be undefined */
/* 0xe7c6 undefined */
/* 0xe7c8-0xe7c9 undefined */
case 0xe677: /* VCP - vector compare decimal */
case 0xe7ca: /* WFK - vector fp compare and signal scalar */
case 0xe7cb: /* WFC - vector fp compare scalar */
case 0xe7d8: /* VTM - vector test under mask */
case 0xe7d9: /* VECL - vector element compare logical */
case 0xe7db: /* VEC - vector element compare */
case 0xed08: /* KEB - compare and signal */
case 0xed09: /* CEB - compare */
case 0xed18: /* KDB - compare and signal */
case 0xed19: /* CDB - compare */
/* flags + fpc only */
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
/* 0xe7cd undefined */
/* 0xe7cf-0xe7d3 undefined */
/* 0xe7da undefined */
/* 0xe7dc-0xe7dd undefined */
/* 0xe7e0-0xe7e1 undefined */
/* 0xe7e4 undefined */
/* 0xe7e6 undefined */
/* 0xe7e9 undefined */
/* 0xe7ec-0xe7ed undefined */
/* 0xe7f4 undefined */
/* 0xe7f6 undefined */
/* 0xe7fa undefined */
/* 0xeb00-0xeb03 undefined */
case 0xeb04: /* LMG - load multiple */
for (i = inib[2]; i != inib[3]; i++, i &= 0xf)
if (s390_record_gpr_g (gdbarch, regcache, i))
return -1;
if (s390_record_gpr_g (gdbarch, regcache, inib[3]))
return -1;
break;
/* 0xeb05-0xeb09 undefined */
/* 0xeb0e undefined */
/* 0xeb0f privileged: TRACG */
/* 0xeb10-0xeb13 undefined */
case 0xeb14: /* CSY - compare and swap */
case 0xebf4: /* LAN - load and and */
case 0xebf6: /* LAO - load and or */
case 0xebf7: /* LAX - load and xor */
case 0xebf8: /* LAA - load and add */
case 0xebfa: /* LAAL - load and add logical */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], ibyte[4]);
if (record_full_arch_list_add_mem (oaddr, 4))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xeb15-0xeb1b undefined */
/* 0xeb1e-0xeb1f undefined */
/* 0xeb22 undefined */
case 0xeb23: /* CLT - compare logical and trap */
case 0xeb2b: /* CLGT - compare logical and trap */
/* fpc only - including possible DXC write for trapping insns */
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
case 0xeb24: /* STMG - store multiple */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], ibyte[4]);
if (inib[2] <= inib[3])
n = inib[3] - inib[2] + 1;
else
n = inib[3] + 0x10 - inib[2] + 1;
if (record_full_arch_list_add_mem (oaddr, n * 8))
return -1;
break;
/* 0xeb25 privileged */
case 0xeb26: /* STMH - store multiple high */
case 0xeb90: /* STMY - store multiple */
case 0xeb9b: /* STAMY - store access multiple */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], ibyte[4]);
if (inib[2] <= inib[3])
n = inib[3] - inib[2] + 1;
else
n = inib[3] + 0x10 - inib[2] + 1;
if (record_full_arch_list_add_mem (oaddr, n * 4))
return -1;
break;
/* 0xeb27-0xeb2a undefined */
case 0xeb2c: /* STCMH - store characters under mask */
case 0xeb2d: /* STCMY - store characters under mask */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], ibyte[4]);
if (record_full_arch_list_add_mem (oaddr, s390_popcnt (inib[3])))
return -1;
break;
/* 0xeb2e undefined */
/* 0xeb2f privileged */
case 0xeb30: /* CSG - compare and swap */
case 0xebe4: /* LANG - load and and */
case 0xebe6: /* LAOG - load and or */
case 0xebe7: /* LAXG - load and xor */
case 0xebe8: /* LAAG - load and add */
case 0xebea: /* LAALG - load and add logical */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], ibyte[4]);
if (record_full_arch_list_add_mem (oaddr, 8))
return -1;
if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
case 0xeb31: /* CDSY - compare double and swap */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], ibyte[4]);
if (record_full_arch_list_add_mem (oaddr, 8))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[2] | 1)))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xeb32-0xeb3d undefined */
case 0xeb3e: /* CDSG - compare double and swap */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], ibyte[4]);
if (record_full_arch_list_add_mem (oaddr, 16))
return -1;
if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
return -1;
if (s390_record_gpr_g (gdbarch, regcache, inib[2] | 1))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xeb3f-0xeb43 undefined */
/* 0xeb46-0xeb4b undefined */
/* 0xeb4d-0xeb50 undefined */
case 0xeb52: /* MVIY - move */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], ibyte[4]);
if (record_full_arch_list_add_mem (oaddr, 1))
return -1;
break;
case 0xeb54: /* NIY - and */
case 0xeb56: /* OIY - or */
case 0xeb57: /* XIY - xor */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], ibyte[4]);
if (record_full_arch_list_add_mem (oaddr, 1))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xeb53 undefined */
/* 0xeb58-0xeb69 undefined */
case 0xeb6a: /* ASI - add immediate */
case 0xeb6e: /* ALSI - add immediate */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], ibyte[4]);
if (record_full_arch_list_add_mem (oaddr, 4))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xeb6b-0xeb6d undefined */
/* 0xeb6f-0xeb79 undefined */
case 0xeb7a: /* AGSI - add immediate */
case 0xeb7e: /* ALGSI - add immediate */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], ibyte[4]);
if (record_full_arch_list_add_mem (oaddr, 8))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xeb7b-0xeb7d undefined */
/* 0xeb7f undefined */
case 0xeb80: /* ICMH - insert characters under mask */
/* 32-bit high gpr destination + flags */
if (s390_record_gpr_h (gdbarch, regcache, inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xeb82-0xeb8d undefined */
case 0xeb8e: /* MVCLU - move long unicode [partial] */
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + inib[2], &tmp);
oaddr = s390_record_address_mask (gdbarch, regcache, tmp);
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + (inib[2] | 1), &tmp);
if (record_full_arch_list_add_mem (oaddr, tmp))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[2] | 1)))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[3]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[3] | 1)))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
case 0xeb8f: /* CLCLU - compare logical long unicode [partial] */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[2] | 1)))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[3]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[3] | 1)))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xeb91-0xeb95 undefined */
case 0xeb96: /* LMH - load multiple high */
for (i = inib[2]; i != inib[3]; i++, i &= 0xf)
if (s390_record_gpr_h (gdbarch, regcache, i))
return -1;
if (s390_record_gpr_h (gdbarch, regcache, inib[3]))
return -1;
break;
/* 0xeb97 undefined */
case 0xeb98: /* LMY - load multiple */
for (i = inib[2]; i != inib[3]; i++, i &= 0xf)
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + i))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[3]))
return -1;
break;
/* 0xeb99 undefined */
case 0xeb9a: /* LAMY - load access multiple */
for (i = inib[2]; i != inib[3]; i++, i &= 0xf)
if (record_full_arch_list_add_reg (regcache, S390_A0_REGNUM + i))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_A0_REGNUM + inib[3]))
return -1;
break;
/* 0xeb9c-0xebbf undefined */
/* 0xebc1-0xebdb undefined */
/* 0xebe5 undefined */
/* 0xebe9 undefined */
/* 0xebeb-0xebf1 undefined */
/* 0xebf5 undefined */
/* 0xebf9 undefined */
/* 0xebfb-0xebff undefined */
/* 0xed00-0xed03 undefined */
case 0xed04: /* LDEB - load lengthened */
case 0xed0c: /* MDEB - multiply */
case 0xed0d: /* DEB - divide */
case 0xed14: /* SQEB - square root */
case 0xed15: /* SQDB - square root */
case 0xed17: /* MEEB - multiply */
case 0xed1c: /* MDB - multiply */
case 0xed1d: /* DDB - divide */
/* float destination + fpc */
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
case 0xed05: /* LXDB - load lengthened */
case 0xed06: /* LXEB - load lengthened */
case 0xed07: /* MXDB - multiply */
/* float pair destination + fpc */
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + (inib[2] | 2)))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
case 0xed0a: /* AEB - add */
case 0xed0b: /* SEB - subtract */
case 0xed1a: /* ADB - add */
case 0xed1b: /* SDB - subtract */
/* float destination + flags + fpc */
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
case 0xed0e: /* MAEB - multiply and add */
case 0xed0f: /* MSEB - multiply and subtract */
case 0xed1e: /* MADB - multiply and add */
case 0xed1f: /* MSDB - multiply and subtract */
case 0xed40: /* SLDT - shift significand left */
case 0xed41: /* SRDT - shift significand right */
case 0xedaa: /* CDZT - convert from zoned */
case 0xedae: /* CDPT - convert from packed */
/* float destination [RXF] + fpc */
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[8]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
/* 0xed13 undefined */
/* 0xed16 undefined */
/* 0xed20-0xed23 undefined */
case 0xed24: /* LDE - load lengthened */
case 0xed34: /* SQE - square root */
case 0xed35: /* SQD - square root */
case 0xed37: /* MEE - multiply */
case 0xed64: /* LEY - load */
case 0xed65: /* LDY - load */
/* float destination */
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[2]))
return -1;
break;
case 0xed25: /* LXD - load lengthened */
case 0xed26: /* LXE - load lengthened */
/* float pair destination */
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + (inib[2] | 2)))
return -1;
break;
/* 0xed27-0xed2d undefined */
case 0xed2e: /* MAE - multiply and add */
case 0xed2f: /* MSE - multiply and subtract */
case 0xed38: /* MAYL - multiply and add unnormalized */
case 0xed39: /* MYL - multiply unnormalized */
case 0xed3c: /* MAYH - multiply and add unnormalized */
case 0xed3d: /* MYH - multiply unnormalized */
case 0xed3e: /* MAD - multiply and add */
case 0xed3f: /* MSD - multiply and subtract */
/* float destination [RXF] */
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[8]))
return -1;
break;
/* 0xed30-0xed33 undefined */
/* 0xed36 undefined */
case 0xed3a: /* MAY - multiply and add unnormalized */
case 0xed3b: /* MY - multiply unnormalized */
/* float pair destination [RXF] */
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[8]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + (inib[8] | 2)))
return -1;
break;
/* 0xed42-0xed47 undefind */
case 0xed48: /* SLXT - shift significand left */
case 0xed49: /* SRXT - shift significand right */
case 0xedab: /* CXZT - convert from zoned */
case 0xedaf: /* CXPT - convert from packed */
/* float pair destination [RXF] + fpc */
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[8]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + (inib[8] | 2)))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
/* 0xed4a-0xed4f undefind */
/* 0xed52-0xed53 undefind */
/* 0xed56-0xed57 undefind */
/* 0xed5a-0xed63 undefind */
/* 0xed68-0xeda7 undefined */
case 0xeda8: /* CZDT - convert to zoned */
case 0xeda9: /* CZXT - convert to zoned */
case 0xedac: /* CPDT - convert to packed */
case 0xedad: /* CPXT - convert to packed */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
if (record_full_arch_list_add_mem (oaddr, ibyte[1] + 1))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xedb0-0xedff undefined */
default:
goto UNKNOWN_OP;
}
break;
/* 0xe4 undefined */
case 0xe5:
/* SSE/SIL-format instruction */
switch (insn[0])
{
/* 0xe500-0xe543 undefined, privileged, or unsupported */
case 0xe544: /* MVHHI - move */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
if (record_full_arch_list_add_mem (oaddr, 2))
return -1;
break;
/* 0xe545-0xe547 undefined */
case 0xe548: /* MVGHI - move */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
if (record_full_arch_list_add_mem (oaddr, 8))
return -1;
break;
/* 0xe549-0xe54b undefined */
case 0xe54c: /* MVHI - move */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
if (record_full_arch_list_add_mem (oaddr, 4))
return -1;
break;
/* 0xe54d-0xe553 undefined */
case 0xe554: /* CHHSI - compare halfword immediate */
case 0xe555: /* CLHHSI - compare logical immediate */
case 0xe558: /* CGHSI - compare halfword immediate */
case 0xe559: /* CLGHSI - compare logical immediate */
case 0xe55c: /* CHSI - compare halfword immediate */
case 0xe55d: /* CLFHSI - compare logical immediate */
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xe556-0xe557 undefined */
/* 0xe55a-0xe55b undefined */
/* 0xe55e-0xe55f undefined */
case 0xe560: /* TBEGIN - transaction begin */
/* The transaction will be immediately aborted after this
instruction, due to single-stepping. This instruction is
only supported so that the program can fail a few times
and go to the non-transactional fallback. */
if (inib[4])
{
/* Transaction diagnostic block - user. */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
if (record_full_arch_list_add_mem (oaddr, 256))
return -1;
}
/* Transaction diagnostic block - supervisor. */
if (record_full_arch_list_add_reg (regcache, S390_TDB_DWORD0_REGNUM))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_TDB_ABORT_CODE_REGNUM))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_TDB_CONFLICT_TOKEN_REGNUM))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_TDB_ATIA_REGNUM))
return -1;
for (i = 0; i < 16; i++)
if (record_full_arch_list_add_reg (regcache, S390_TDB_R0_REGNUM + i))
return -1;
/* And flags. */
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xe561 unsupported: TBEGINC */
/* 0xe562-0xe5ff undefined */
default:
goto UNKNOWN_OP;
}
break;
case 0xec:
/* RIE/RIS/RRS-format instruction */
switch (ibyte[0] << 8 | ibyte[5])
{
/* 0xec00-0xec41 undefined */
case 0xec42: /* LOCHI - load halfword immediate on condition */
case 0xec51: /* RISBLG - rotate then insert selected bits low */
/* 32-bit or native gpr destination */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
return -1;
break;
/* 0xec43 undefined */
case 0xec44: /* BRXHG - branch relative on index high */
case 0xec45: /* BRXLG - branch relative on index low or equal */
case 0xec46: /* LOCGHI - load halfword immediate on condition */
case 0xec59: /* RISBGN - rotate then insert selected bits */
/* 64-bit gpr destination */
if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
return -1;
break;
/* 0xec47-0xec4d undefined */
case 0xec4e: /* LOCHHI - load halfword immediate on condition */
case 0xec5d: /* RISBHG - rotate then insert selected bits high */
/* 32-bit high gpr destination */
if (s390_record_gpr_h (gdbarch, regcache, inib[2]))
return -1;
break;
/* 0xec4f-0xec50 undefined */
/* 0xec52-0xec53 undefined */
case 0xec54: /* RNSBG - rotate then and selected bits */
case 0xec55: /* RISBG - rotate then insert selected bits */
case 0xec56: /* ROSBG - rotate then or selected bits */
case 0xec57: /* RXSBG - rotate then xor selected bits */
case 0xecd9: /* AGHIK - add immediate */
case 0xecdb: /* ALGHSIK - add logical immediate */
/* 64-bit gpr destination + flags */
if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xec58 undefined */
/* 0xec5a-0xec5c undefined */
/* 0xec5e-0xec63 undefined */
case 0xec64: /* CGRJ - compare and branch relative */
case 0xec65: /* CLGRJ - compare logical and branch relative */
case 0xec76: /* CRJ - compare and branch relative */
case 0xec77: /* CLRJ - compare logical and branch relative */
case 0xec7c: /* CGIJ - compare immediate and branch relative */
case 0xec7d: /* CLGIJ - compare logical immediate and branch relative */
case 0xec7e: /* CIJ - compare immediate and branch relative */
case 0xec7f: /* CLIJ - compare logical immediate and branch relative */
case 0xece4: /* CGRB - compare and branch */
case 0xece5: /* CLGRB - compare logical and branch */
case 0xecf6: /* CRB - compare and branch */
case 0xecf7: /* CLRB - compare logical and branch */
case 0xecfc: /* CGIB - compare immediate and branch */
case 0xecfd: /* CLGIB - compare logical immediate and branch */
case 0xecfe: /* CIB - compare immediate and branch */
case 0xecff: /* CLIB - compare logical immediate and branch */
break;
/* 0xec66-0xec6f undefined */
case 0xec70: /* CGIT - compare immediate and trap */
case 0xec71: /* CLGIT - compare logical immediate and trap */
case 0xec72: /* CIT - compare immediate and trap */
case 0xec73: /* CLFIT - compare logical immediate and trap */
/* fpc only - including possible DXC write for trapping insns */
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
/* 0xec74-0xec75 undefined */
/* 0xec78-0xec7b undefined */
/* 0xec80-0xecd7 undefined */
case 0xecd8: /* AHIK - add immediate */
case 0xecda: /* ALHSIK - add logical immediate */
/* 32-bit gpr destination + flags */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
/* 0xecdc-0xece3 undefined */
/* 0xece6-0xecf5 undefined */
/* 0xecf8-0xecfb undefined */
default:
goto UNKNOWN_OP;
}
break;
case 0xee: /* PLO - perform locked operation */
regcache_raw_read_unsigned (regcache, S390_R0_REGNUM, &tmp);
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
oaddr2 = s390_record_calc_disp (gdbarch, regcache, 0, insn[2], 0);
if (!(tmp & 0x100))
{
uint8_t fc = tmp & 0xff;
gdb_byte buf[8];
switch (fc)
{
case 0x00: /* CL */
/* op1c */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
return -1;
/* op3 */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[3]))
return -1;
break;
case 0x01: /* CLG */
/* op1c */
if (record_full_arch_list_add_mem (oaddr2 + 0x08, 8))
return -1;
/* op3 */
if (record_full_arch_list_add_mem (oaddr2 + 0x28, 8))
return -1;
break;
case 0x02: /* CLGR */
/* op1c */
if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
return -1;
/* op3 */
if (s390_record_gpr_g (gdbarch, regcache, inib[3]))
return -1;
break;
case 0x03: /* CLX */
/* op1c */
if (record_full_arch_list_add_mem (oaddr2 + 0x00, 16))
return -1;
/* op3 */
if (record_full_arch_list_add_mem (oaddr2 + 0x20, 16))
return -1;
break;
case 0x08: /* DCS */
/* op3c */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[3]))
return -1;
/* fallthru */
case 0x0c: /* CSST */
/* op4 */
if (record_full_arch_list_add_mem (oaddr2, 4))
return -1;
goto CS;
case 0x14: /* CSTST */
/* op8 */
if (target_read_memory (oaddr2 + 0x88, buf, 8))
return -1;
oaddr3 = extract_unsigned_integer (buf, 8, byte_order);
oaddr3 = s390_record_address_mask (gdbarch, regcache, oaddr3);
if (record_full_arch_list_add_mem (oaddr3, 4))
return -1;
/* fallthru */
case 0x10: /* CSDST */
/* op6 */
if (target_read_memory (oaddr2 + 0x68, buf, 8))
return -1;
oaddr3 = extract_unsigned_integer (buf, 8, byte_order);
oaddr3 = s390_record_address_mask (gdbarch, regcache, oaddr3);
if (record_full_arch_list_add_mem (oaddr3, 4))
return -1;
/* op4 */
if (target_read_memory (oaddr2 + 0x48, buf, 8))
return -1;
oaddr3 = extract_unsigned_integer (buf, 8, byte_order);
oaddr3 = s390_record_address_mask (gdbarch, regcache, oaddr3);
if (record_full_arch_list_add_mem (oaddr3, 4))
return -1;
/* fallthru */
case 0x04: /* CS */
CS:
/* op1c */
if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
return -1;
/* op2 */
if (record_full_arch_list_add_mem (oaddr, 4))
return -1;
break;
case 0x09: /* DCSG */
/* op3c */
if (record_full_arch_list_add_mem (oaddr2 + 0x28, 8))
return -1;
goto CSSTG;
case 0x15: /* CSTSTG */
/* op8 */
if (target_read_memory (oaddr2 + 0x88, buf, 8))
return -1;
oaddr3 = extract_unsigned_integer (buf, 8, byte_order);
oaddr3 = s390_record_address_mask (gdbarch, regcache, oaddr3);
if (record_full_arch_list_add_mem (oaddr3, 8))
return -1;
/* fallthru */
case 0x11: /* CSDSTG */
/* op6 */
if (target_read_memory (oaddr2 + 0x68, buf, 8))
return -1;
oaddr3 = extract_unsigned_integer (buf, 8, byte_order);
oaddr3 = s390_record_address_mask (gdbarch, regcache, oaddr3);
if (record_full_arch_list_add_mem (oaddr3, 8))
return -1;
/* fallthru */
case 0x0d: /* CSSTG */
CSSTG:
/* op4 */
if (target_read_memory (oaddr2 + 0x48, buf, 8))
return -1;
oaddr3 = extract_unsigned_integer (buf, 8, byte_order);
oaddr3 = s390_record_address_mask (gdbarch, regcache, oaddr3);
if (record_full_arch_list_add_mem (oaddr3, 8))
return -1;
/* fallthru */
case 0x05: /* CSG */
/* op1c */
if (record_full_arch_list_add_mem (oaddr2 + 0x08, 8))
return -1;
/* op2 */
if (record_full_arch_list_add_mem (oaddr, 8))
return -1;
break;
case 0x0a: /* DCSGR */
/* op3c */
if (s390_record_gpr_g (gdbarch, regcache, inib[3]))
return -1;
/* fallthru */
case 0x0e: /* CSSTGR */
/* op4 */
if (record_full_arch_list_add_mem (oaddr2, 8))
return -1;
goto CSGR;
case 0x16: /* CSTSTGR */
/* op8 */
if (target_read_memory (oaddr2 + 0x88, buf, 8))
return -1;
oaddr3 = extract_unsigned_integer (buf, 8, byte_order);
oaddr3 = s390_record_address_mask (gdbarch, regcache, oaddr3);
if (record_full_arch_list_add_mem (oaddr3, 8))
return -1;
/* fallthru */
case 0x12: /* CSDSTGR */
/* op6 */
if (target_read_memory (oaddr2 + 0x68, buf, 8))
return -1;
oaddr3 = extract_unsigned_integer (buf, 8, byte_order);
oaddr3 = s390_record_address_mask (gdbarch, regcache, oaddr3);
if (record_full_arch_list_add_mem (oaddr3, 8))
return -1;
/* op4 */
if (target_read_memory (oaddr2 + 0x48, buf, 8))
return -1;
oaddr3 = extract_unsigned_integer (buf, 8, byte_order);
oaddr3 = s390_record_address_mask (gdbarch, regcache, oaddr3);
if (record_full_arch_list_add_mem (oaddr3, 8))
return -1;
/* fallthru */
case 0x06: /* CSGR */
CSGR:
/* op1c */
if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
return -1;
/* op2 */
if (record_full_arch_list_add_mem (oaddr, 8))
return -1;
break;
case 0x0b: /* DCSX */
/* op3c */
if (record_full_arch_list_add_mem (oaddr2 + 0x20, 16))
return -1;
goto CSSTX;
case 0x17: /* CSTSTX */
/* op8 */
if (target_read_memory (oaddr2 + 0x88, buf, 8))
return -1;
oaddr3 = extract_unsigned_integer (buf, 8, byte_order);
oaddr3 = s390_record_address_mask (gdbarch, regcache, oaddr3);
if (record_full_arch_list_add_mem (oaddr3, 16))
return -1;
/* fallthru */
case 0x13: /* CSDSTX */
/* op6 */
if (target_read_memory (oaddr2 + 0x68, buf, 8))
return -1;
oaddr3 = extract_unsigned_integer (buf, 8, byte_order);
oaddr3 = s390_record_address_mask (gdbarch, regcache, oaddr3);
if (record_full_arch_list_add_mem (oaddr3, 16))
return -1;
/* fallthru */
case 0x0f: /* CSSTX */
CSSTX:
/* op4 */
if (target_read_memory (oaddr2 + 0x48, buf, 8))
return -1;
oaddr3 = extract_unsigned_integer (buf, 8, byte_order);
oaddr3 = s390_record_address_mask (gdbarch, regcache, oaddr3);
if (record_full_arch_list_add_mem (oaddr3, 16))
return -1;
/* fallthru */
case 0x07: /* CSX */
/* op1c */
if (record_full_arch_list_add_mem (oaddr2 + 0x00, 16))
return -1;
/* op2 */
if (record_full_arch_list_add_mem (oaddr, 16))
return -1;
break;
default:
fprintf_unfiltered (gdb_stdlog, "Warning: Unknown PLO FC %02x at %s.\n",
fc, paddress (gdbarch, addr));
return -1;
}
}
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
break;
case 0xef: /* LMD - load multiple disjoint */
for (i = inib[2]; i != inib[3]; i++, i &= 0xf)
if (s390_record_gpr_g (gdbarch, regcache, i))
return -1;
if (s390_record_gpr_g (gdbarch, regcache, inib[3]))
return -1;
break;
case 0xf0: /* SRP - shift and round decimal */
case 0xf8: /* ZAP - zero and add */
case 0xfa: /* AP - add decimal */
case 0xfb: /* SP - subtract decimal */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
if (record_full_arch_list_add_mem (oaddr, inib[2] + 1))
return -1;
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
/* DXC may be written */
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
case 0xf1: /* MVO - move with offset */
case 0xf2: /* PACK - pack */
case 0xf3: /* UNPK - unpack */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
if (record_full_arch_list_add_mem (oaddr, inib[2] + 1))
return -1;
break;
/* 0xf4-0xf7 undefined */
case 0xf9: /* CP - compare decimal */
if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
return -1;
/* DXC may be written */
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
case 0xfc: /* MP - multiply decimal */
case 0xfd: /* DP - divide decimal */
oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
if (record_full_arch_list_add_mem (oaddr, inib[2] + 1))
return -1;
/* DXC may be written */
if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
return -1;
break;
/* 0xfe-0xff undefined */
default:
UNKNOWN_OP:
fprintf_unfiltered (gdb_stdlog, "Warning: Don't know how to record %04x "
"at %s.\n", insn[0], paddress (gdbarch, addr));
return -1;
}
if (record_full_arch_list_add_reg (regcache, S390_PSWA_REGNUM))
return -1;
if (record_full_arch_list_add_end ())
return -1;
return 0;
}
/* Miscellaneous. */
/* Implement gdbarch_gcc_target_options. GCC does not know "-m32" or
"-mcmodel=large". */
static char *
s390_gcc_target_options (struct gdbarch *gdbarch)
{
return xstrdup (gdbarch_ptr_bit (gdbarch) == 64 ? "-m64" : "-m31");
}
/* Implement gdbarch_gnu_triplet_regexp. Target triplets are "s390-*"
for 31-bit and "s390x-*" for 64-bit, while the BFD arch name is
always "s390". Note that an s390x compiler supports "-m31" as
well. */
static const char *
s390_gnu_triplet_regexp (struct gdbarch *gdbarch)
{
return "s390x?";
}
/* Implementation of `gdbarch_stap_is_single_operand', as defined in
gdbarch.h. */
static int
s390_stap_is_single_operand (struct gdbarch *gdbarch, const char *s)
{
return ((isdigit (*s) && s[1] == '(' && s[2] == '%') /* Displacement
or indirection. */
|| *s == '%' /* Register access. */
|| isdigit (*s)); /* Literal number. */
}
/* gdbarch init. */
/* Validate the range of registers. NAMES must be known at compile time. */
#define s390_validate_reg_range(feature, tdesc_data, start, names) \
do \
{ \
for (int i = 0; i < ARRAY_SIZE (names); i++) \
if (!tdesc_numbered_register (feature, tdesc_data, start + i, names[i])) \
return false; \
} \
while (0)
/* Validate the target description. Also numbers registers contained in
tdesc. */
static bool
s390_tdesc_valid (struct gdbarch_tdep *tdep,
struct tdesc_arch_data *tdesc_data)
{
static const char *const psw[] = {
"pswm", "pswa"
};
static const char *const gprs[] = {
"r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7",
"r8", "r9", "r10", "r11", "r12", "r13", "r14", "r15"
};
static const char *const fprs[] = {
"f0", "f1", "f2", "f3", "f4", "f5", "f6", "f7",
"f8", "f9", "f10", "f11", "f12", "f13", "f14", "f15"
};
static const char *const acrs[] = {
"acr0", "acr1", "acr2", "acr3", "acr4", "acr5", "acr6", "acr7",
"acr8", "acr9", "acr10", "acr11", "acr12", "acr13", "acr14", "acr15"
};
static const char *const gprs_lower[] = {
"r0l", "r1l", "r2l", "r3l", "r4l", "r5l", "r6l", "r7l",
"r8l", "r9l", "r10l", "r11l", "r12l", "r13l", "r14l", "r15l"
};
static const char *const gprs_upper[] = {
"r0h", "r1h", "r2h", "r3h", "r4h", "r5h", "r6h", "r7h",
"r8h", "r9h", "r10h", "r11h", "r12h", "r13h", "r14h", "r15h"
};
static const char *const tdb_regs[] = {
"tdb0", "tac", "tct", "atia",
"tr0", "tr1", "tr2", "tr3", "tr4", "tr5", "tr6", "tr7",
"tr8", "tr9", "tr10", "tr11", "tr12", "tr13", "tr14", "tr15"
};
static const char *const vxrs_low[] = {
"v0l", "v1l", "v2l", "v3l", "v4l", "v5l", "v6l", "v7l", "v8l",
"v9l", "v10l", "v11l", "v12l", "v13l", "v14l", "v15l",
};
static const char *const vxrs_high[] = {
"v16", "v17", "v18", "v19", "v20", "v21", "v22", "v23", "v24",
"v25", "v26", "v27", "v28", "v29", "v30", "v31",
};
static const char *const gs_cb[] = {
"gsd", "gssm", "gsepla",
};
static const char *const gs_bc[] = {
"bc_gsd", "bc_gssm", "bc_gsepla",
};
const struct target_desc *tdesc = tdep->tdesc;
const struct tdesc_feature *feature;
if (!tdesc_has_registers (tdesc))
return false;
/* Core registers, i.e. general purpose and PSW. */
feature = tdesc_find_feature (tdesc, "org.gnu.gdb.s390.core");
if (feature == NULL)
return false;
s390_validate_reg_range (feature, tdesc_data, S390_PSWM_REGNUM, psw);
if (tdesc_unnumbered_register (feature, "r0"))
{
s390_validate_reg_range (feature, tdesc_data, S390_R0_REGNUM, gprs);
}
else
{
tdep->have_upper = true;
s390_validate_reg_range (feature, tdesc_data, S390_R0_REGNUM,
gprs_lower);
s390_validate_reg_range (feature, tdesc_data, S390_R0_UPPER_REGNUM,
gprs_upper);
}
/* Floating point registers. */
feature = tdesc_find_feature (tdesc, "org.gnu.gdb.s390.fpr");
if (feature == NULL)
return false;
if (!tdesc_numbered_register (feature, tdesc_data, S390_FPC_REGNUM, "fpc"))
return false;
s390_validate_reg_range (feature, tdesc_data, S390_F0_REGNUM, fprs);
/* Access control registers. */
feature = tdesc_find_feature (tdesc, "org.gnu.gdb.s390.acr");
if (feature == NULL)
return false;
s390_validate_reg_range (feature, tdesc_data, S390_A0_REGNUM, acrs);
/* Optional GNU/Linux-specific "registers". */
feature = tdesc_find_feature (tdesc, "org.gnu.gdb.s390.linux");
if (feature)
{
tdesc_numbered_register (feature, tdesc_data,
S390_ORIG_R2_REGNUM, "orig_r2");
if (tdesc_numbered_register (feature, tdesc_data,
S390_LAST_BREAK_REGNUM, "last_break"))
tdep->have_linux_v1 = true;
if (tdesc_numbered_register (feature, tdesc_data,
S390_SYSTEM_CALL_REGNUM, "system_call"))
tdep->have_linux_v2 = true;
if (tdep->have_linux_v2 && !tdep->have_linux_v1)
return false;
}
/* Transaction diagnostic block. */
feature = tdesc_find_feature (tdesc, "org.gnu.gdb.s390.tdb");
if (feature)
{
s390_validate_reg_range (feature, tdesc_data, S390_TDB_DWORD0_REGNUM,
tdb_regs);
tdep->have_tdb = true;
}
/* Vector registers. */
feature = tdesc_find_feature (tdesc, "org.gnu.gdb.s390.vx");
if (feature)
{
s390_validate_reg_range (feature, tdesc_data, S390_V0_LOWER_REGNUM,
vxrs_low);
s390_validate_reg_range (feature, tdesc_data, S390_V16_REGNUM,
vxrs_high);
tdep->have_vx = true;
}
/* Guarded-storage registers. */
feature = tdesc_find_feature (tdesc, "org.gnu.gdb.s390.gs");
if (feature)
{
s390_validate_reg_range (feature, tdesc_data, S390_GSD_REGNUM, gs_cb);
tdep->have_gs = true;
}
/* Guarded-storage broadcast control. */
feature = tdesc_find_feature (tdesc, "org.gnu.gdb.s390.gsbc");
if (feature)
{
if (!tdep->have_gs)
return false;
s390_validate_reg_range (feature, tdesc_data, S390_BC_GSD_REGNUM,
gs_bc);
}
return true;
}
/* Allocate and initialize new gdbarch_tdep. Caller is responsible to free
memory after use. */
static struct gdbarch_tdep *
s390_gdbarch_tdep_alloc ()
{
struct gdbarch_tdep *tdep = XCNEW (struct gdbarch_tdep);
tdep->tdesc = NULL;
tdep->abi = ABI_NONE;
tdep->vector_abi = S390_VECTOR_ABI_NONE;
tdep->gpr_full_regnum = -1;
tdep->v0_full_regnum = -1;
tdep->pc_regnum = -1;
tdep->cc_regnum = -1;
tdep->have_upper = false;
tdep->have_linux_v1 = false;
tdep->have_linux_v2 = false;
tdep->have_tdb = false;
tdep->have_vx = false;
tdep->have_gs = false;
tdep->s390_syscall_record = NULL;
return tdep;
}
/* Set up gdbarch struct. */
static struct gdbarch *
s390_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)
{
const struct target_desc *tdesc = info.target_desc;
int first_pseudo_reg, last_pseudo_reg;
static const char *const stap_register_prefixes[] = { "%", NULL };
static const char *const stap_register_indirection_prefixes[] = { "(",
NULL };
static const char *const stap_register_indirection_suffixes[] = { ")",
NULL };
struct gdbarch_tdep *tdep = s390_gdbarch_tdep_alloc ();
struct gdbarch *gdbarch = gdbarch_alloc (&info, tdep);
struct tdesc_arch_data *tdesc_data = tdesc_data_alloc ();
info.tdesc_data = tdesc_data;
set_gdbarch_believe_pcc_promotion (gdbarch, 0);
set_gdbarch_char_signed (gdbarch, 0);
/* S/390 GNU/Linux uses either 64-bit or 128-bit long doubles.
We can safely let them default to 128-bit, since the debug info
will give the size of type actually used in each case. */
set_gdbarch_long_double_bit (gdbarch, 128);
set_gdbarch_long_double_format (gdbarch, floatformats_ia64_quad);
/* Breakpoints. */
/* Amount PC must be decremented by after a breakpoint. This is
often the number of bytes returned by gdbarch_breakpoint_from_pc but not
always. */
set_gdbarch_decr_pc_after_break (gdbarch, 2);
set_gdbarch_breakpoint_kind_from_pc (gdbarch, s390_breakpoint::kind_from_pc);
set_gdbarch_sw_breakpoint_from_kind (gdbarch, s390_breakpoint::bp_from_kind);
/* Displaced stepping. */
set_gdbarch_displaced_step_copy_insn (gdbarch,
s390_displaced_step_copy_insn);
set_gdbarch_displaced_step_fixup (gdbarch, s390_displaced_step_fixup);
set_gdbarch_displaced_step_location (gdbarch, linux_displaced_step_location);
set_gdbarch_displaced_step_hw_singlestep (gdbarch, s390_displaced_step_hw_singlestep);
set_gdbarch_software_single_step (gdbarch, s390_software_single_step);
set_gdbarch_max_insn_length (gdbarch, S390_MAX_INSTR_SIZE);
/* Prologue analysis. */
set_gdbarch_skip_prologue (gdbarch, s390_skip_prologue);
/* Register handling. */
set_gdbarch_num_regs (gdbarch, S390_NUM_REGS);
set_gdbarch_sp_regnum (gdbarch, S390_SP_REGNUM);
set_gdbarch_fp0_regnum (gdbarch, S390_F0_REGNUM);
set_gdbarch_guess_tracepoint_registers (gdbarch,
s390_guess_tracepoint_registers);
set_gdbarch_stab_reg_to_regnum (gdbarch, s390_dwarf_reg_to_regnum);
set_gdbarch_dwarf2_reg_to_regnum (gdbarch, s390_dwarf_reg_to_regnum);
set_gdbarch_value_from_register (gdbarch, s390_value_from_register);
/* Pseudo registers. */
set_gdbarch_pseudo_register_read (gdbarch, s390_pseudo_register_read);
set_gdbarch_pseudo_register_write (gdbarch, s390_pseudo_register_write);
set_tdesc_pseudo_register_name (gdbarch, s390_pseudo_register_name);
set_tdesc_pseudo_register_type (gdbarch, s390_pseudo_register_type);
set_tdesc_pseudo_register_reggroup_p (gdbarch,
s390_pseudo_register_reggroup_p);
set_gdbarch_ax_pseudo_register_collect (gdbarch,
s390_ax_pseudo_register_collect);
set_gdbarch_ax_pseudo_register_push_stack
(gdbarch, s390_ax_pseudo_register_push_stack);
set_gdbarch_gen_return_address (gdbarch, s390_gen_return_address);
/* Inferior function calls. */
set_gdbarch_push_dummy_call (gdbarch, s390_push_dummy_call);
set_gdbarch_dummy_id (gdbarch, s390_dummy_id);
set_gdbarch_frame_align (gdbarch, s390_frame_align);
set_gdbarch_return_value (gdbarch, s390_return_value);
/* Frame handling. */
/* Stack grows downward. */
set_gdbarch_inner_than (gdbarch, core_addr_lessthan);
set_gdbarch_stack_frame_destroyed_p (gdbarch, s390_stack_frame_destroyed_p);
dwarf2_frame_set_init_reg (gdbarch, s390_dwarf2_frame_init_reg);
dwarf2_frame_set_adjust_regnum (gdbarch, s390_adjust_frame_regnum);
dwarf2_append_unwinders (gdbarch);
set_gdbarch_unwind_pc (gdbarch, s390_unwind_pc);
set_gdbarch_unwind_sp (gdbarch, s390_unwind_sp);
switch (info.bfd_arch_info->mach)
{
case bfd_mach_s390_31:
set_gdbarch_addr_bits_remove (gdbarch, s390_addr_bits_remove);
break;
case bfd_mach_s390_64:
set_gdbarch_long_bit (gdbarch, 64);
set_gdbarch_long_long_bit (gdbarch, 64);
set_gdbarch_ptr_bit (gdbarch, 64);
set_gdbarch_address_class_type_flags (gdbarch,
s390_address_class_type_flags);
set_gdbarch_address_class_type_flags_to_name (gdbarch,
s390_address_class_type_flags_to_name);
set_gdbarch_address_class_name_to_type_flags (gdbarch,
s390_address_class_name_to_type_flags);
break;
}
/* SystemTap functions. */
set_gdbarch_stap_register_prefixes (gdbarch, stap_register_prefixes);
set_gdbarch_stap_register_indirection_prefixes (gdbarch,
stap_register_indirection_prefixes);
set_gdbarch_stap_register_indirection_suffixes (gdbarch,
stap_register_indirection_suffixes);
set_gdbarch_disassembler_options (gdbarch, &s390_disassembler_options);
set_gdbarch_valid_disassembler_options (gdbarch,
disassembler_options_s390 ());
/* Process record-replay */
set_gdbarch_process_record (gdbarch, s390_process_record);
/* Miscellaneous. */
set_gdbarch_stap_is_single_operand (gdbarch, s390_stap_is_single_operand);
set_gdbarch_gcc_target_options (gdbarch, s390_gcc_target_options);
set_gdbarch_gnu_triplet_regexp (gdbarch, s390_gnu_triplet_regexp);
/* Initialize the OSABI. */
gdbarch_init_osabi (info, gdbarch);
/* Always create a default tdesc. Otherwise commands like 'set osabi'
cause GDB to crash with an internal error when the user tries to set
an unsupported OSABI. */
if (!tdesc_has_registers (tdesc))
{
if (info.bfd_arch_info->mach == bfd_mach_s390_31)
tdesc = tdesc_s390_linux32;
else
tdesc = tdesc_s390x_linux64;
}
tdep->tdesc = tdesc;
/* Check any target description for validity. */
if (!s390_tdesc_valid (tdep, tdesc_data))
{
tdesc_data_cleanup (tdesc_data);
xfree (tdep);
gdbarch_free (gdbarch);
return NULL;
}
/* Determine vector ABI. */
#ifdef HAVE_ELF
if (tdep->have_vx
&& info.abfd != NULL
&& info.abfd->format == bfd_object
&& bfd_get_flavour (info.abfd) == bfd_target_elf_flavour
&& bfd_elf_get_obj_attr_int (info.abfd, OBJ_ATTR_GNU,
Tag_GNU_S390_ABI_Vector) == 2)
tdep->vector_abi = S390_VECTOR_ABI_128;
#endif
/* Find a candidate among extant architectures. */
for (arches = gdbarch_list_lookup_by_info (arches, &info);
arches != NULL;
arches = gdbarch_list_lookup_by_info (arches->next, &info))
{
struct gdbarch_tdep *tmp = gdbarch_tdep (arches->gdbarch);
if (!tmp)
continue;
/* A program can 'choose' not to use the vector registers when they
are present. Leading to the same tdesc but different tdep and
thereby a different gdbarch. */
if (tmp->vector_abi != tdep->vector_abi)
continue;
tdesc_data_cleanup (tdesc_data);
xfree (tdep);
gdbarch_free (gdbarch);
return arches->gdbarch;
}
tdesc_use_registers (gdbarch, tdep->tdesc, tdesc_data);
set_gdbarch_register_name (gdbarch, s390_register_name);
/* Assign pseudo register numbers. */
first_pseudo_reg = gdbarch_num_regs (gdbarch);
last_pseudo_reg = first_pseudo_reg;
if (tdep->have_upper)
{
tdep->gpr_full_regnum = last_pseudo_reg;
last_pseudo_reg += 16;
}
if (tdep->have_vx)
{
tdep->v0_full_regnum = last_pseudo_reg;
last_pseudo_reg += 16;
}
tdep->pc_regnum = last_pseudo_reg++;
tdep->cc_regnum = last_pseudo_reg++;
set_gdbarch_pc_regnum (gdbarch, tdep->pc_regnum);
set_gdbarch_num_pseudo_regs (gdbarch, last_pseudo_reg - first_pseudo_reg);
/* Frame handling. */
frame_base_append_sniffer (gdbarch, dwarf2_frame_base_sniffer);
frame_unwind_append_unwinder (gdbarch, &s390_stub_frame_unwind);
frame_unwind_append_unwinder (gdbarch, &s390_frame_unwind);
frame_base_set_default (gdbarch, &s390_frame_base);
return gdbarch;
}
void
_initialize_s390_tdep (void)
{
/* Hook us into the gdbarch mechanism. */
register_gdbarch_init (bfd_arch_s390, s390_gdbarch_init);
initialize_tdesc_s390_linux32 ();
initialize_tdesc_s390x_linux64 ();
}
|