1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
|
/* tc-arc.h - Macros and type defines for the ARC.
Copyright (C) 2014-2017 Free Software Foundation, Inc.
Contributed by Claudiu Zissulescu (claziss@synopsys.com)
This file is part of GAS, the GNU Assembler.
GAS is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as
published by the Free Software Foundation; either version 3,
or (at your option) any later version.
GAS is distributed in the hope that it will be useful, but
WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See
the GNU General Public License for more details.
You should have received a copy of the GNU General Public License
along with GAS; see the file COPYING. If not, write to the Free
Software Foundation, 51 Franklin Street - Fifth Floor, Boston, MA
02110-1301, USA. */
#include "opcode/arc.h"
/* By convention, you should define this macro in the `.h' file. For
example, `tc-m68k.h' defines `TC_M68K'. You might have to use this
if it is necessary to add CPU specific code to the object format
file. */
#define TC_ARC
/* We want local label support. */
#define LOCAL_LABELS_FB 1
/* This macro is the BFD architecture to pass to
`bfd_set_arch_mach'. */
#define TARGET_ARCH bfd_arch_arc
/* The `extsym - .' expressions can be emitted using PC-relative
relocs. */
#define DIFF_EXPR_OK
#define REGISTER_PREFIX '%'
#undef LITTLE_ENDIAN
#define LITTLE_ENDIAN 1234
#undef BIG_ENDIAN
#define BIG_ENDIAN 4321
#ifdef TARGET_BYTES_BIG_ENDIAN
# define DEFAULT_TARGET_FORMAT "elf32-bigarc"
# define DEFAULT_BYTE_ORDER BIG_ENDIAN
#else
/* You should define this macro to be non-zero if the target is big
endian, and zero if the target is little endian. */
# define TARGET_BYTES_BIG_ENDIAN 0
# define DEFAULT_TARGET_FORMAT "elf32-littlearc"
# define DEFAULT_BYTE_ORDER LITTLE_ENDIAN
#endif /* TARGET_BYTES_BIG_ENDIAN. */
/* The endianness of the target format may change based on command
line arguments. */
extern const char *arc_target_format;
/* This macro is the BFD target name to use when creating the output
file. This will normally depend upon the `OBJ_FMT' macro. */
#define TARGET_FORMAT arc_target_format
/* `md_short_jump_size'
`md_long_jump_size'
`md_create_short_jump'
`md_create_long_jump'
If `WORKING_DOT_WORD' is defined, GAS will not do broken word
processing (*note Broken words::.). Otherwise, you should set
`md_short_jump_size' to the size of a short jump (a jump that is
just long enough to jump around a long jmp) and `md_long_jump_size'
to the size of a long jump (a jump that can go anywhere in the
function). You should define `md_create_short_jump' to create a
short jump around a long jump, and define `md_create_long_jump' to
create a long jump. */
#define WORKING_DOT_WORD
#define LISTING_HEADER "ARC GAS "
/* The number of bytes to put into a word in a listing. This affects
the way the bytes are clumped together in the listing. For
example, a value of 2 might print `1234 5678' where a value of 1
would print `12 34 56 78'. The default value is 4. */
#define LISTING_WORD_SIZE 2
/* If you define this macro, it should return the position from which
the PC relative adjustment for a PC relative fixup should be made.
On many processors, the base of a PC relative instruction is the
next instruction, so this macro would return the length of an
instruction, plus the address of the PC relative fixup. The latter
can be calculated as fixp->fx_where +
fixp->fx_frag->fr_address. */
extern long md_pcrel_from_section (struct fix *, segT);
#define MD_PCREL_FROM_SECTION(FIX, SEC) md_pcrel_from_section (FIX, SEC)
/* [ ] is index operator. */
#define NEED_INDEX_OPERATOR
#define MAX_MEM_FOR_RS_ALIGN_CODE (1+2)
/* HANDLE_ALIGN called after all the assembly has been done,
so we can fill in all the rs_align_code type frags with
nop instructions. */
#define HANDLE_ALIGN(FRAGP) arc_handle_align (FRAGP)
/* Values passed to md_apply_fix3 don't include the symbol value. */
#define MD_APPLY_SYM_VALUE(FIX) 0
/* No shared lib support, so we don't need to ensure externally
visible symbols can be overridden. */
#define EXTERN_FORCE_RELOC 0
/* You may define this macro to generate a fixup for a data allocation
pseudo-op. */
#define TC_CONS_FIX_NEW(FRAG, OFF, LEN, EXP, RELOC) \
arc_cons_fix_new ((FRAG), (OFF), (LEN), (EXP), (RELOC))
/* We don't want gas to fixup the following program memory related
relocations. Check also that fx_addsy is not NULL, in order to
make sure that the fixup refers to some sort of label. */
#define TC_VALIDATE_FIX(FIXP,SEG,SKIP) \
if ((FIXP->fx_r_type == BFD_RELOC_ARC_GOTPC32 \
|| FIXP->fx_r_type == BFD_RELOC_ARC_PLT32 \
|| FIXP->fx_r_type == BFD_RELOC_ARC_S25W_PCREL_PLT \
|| FIXP->fx_r_type == BFD_RELOC_ARC_S25H_PCREL_PLT \
|| FIXP->fx_r_type == BFD_RELOC_ARC_S21W_PCREL_PLT \
|| FIXP->fx_r_type == BFD_RELOC_ARC_S21H_PCREL_PLT) \
&& FIXP->fx_addsy != NULL \
&& FIXP->fx_subsy == NULL) \
{ \
symbol_mark_used_in_reloc (FIXP->fx_addsy); \
goto SKIP; \
}
/* BFD_RELOC_ARC_TLS_GD_LD may use fx_subsy to store a label that is
later turned into fx_offset. */
#define TC_FORCE_RELOCATION_SUB_LOCAL(FIX, SEG) \
((FIX)->fx_r_type == BFD_RELOC_ARC_TLS_GD_LD)
#define TC_VALIDATE_FIX_SUB(FIX, SEG) \
((md_register_arithmetic || (SEG) != reg_section) \
&& ((FIX)->fx_r_type == BFD_RELOC_GPREL32 \
|| (FIX)->fx_r_type == BFD_RELOC_GPREL16 \
|| (FIX)->fx_r_type == BFD_RELOC_ARC_TLS_DTPOFF \
|| (FIX)->fx_r_type == BFD_RELOC_ARC_TLS_DTPOFF_S9 \
|| TC_FORCE_RELOCATION_SUB_LOCAL (FIX, SEG)))
/* We use this to mark the end-loop label. We use this mark for ZOL
validity checks. */
#define TC_SYMFIELD_TYPE unsigned int
#define ARC_GET_FLAG(s) (*symbol_get_tc (s))
#define ARC_SET_FLAG(s,v) (*symbol_get_tc (s) |= (v))
/* The symbol is a ZOL's end loop label. */
#define ARC_FLAG_ZOL (1 << 0)
/* The symbol is an AUX register. */
#define ARC_FLAG_AUX (1 << 1)
/* We use this hook to check the validity of the last to instructions
of a ZOL. */
#define tc_frob_label(S) arc_frob_label (S)
#define GLOBAL_OFFSET_TABLE_NAME "_GLOBAL_OFFSET_TABLE_"
/* We need to take care of not having section relative fixups for the
fixups with respect to Position Independent Code. */
#define tc_fix_adjustable(FIX) tc_arc_fix_adjustable(FIX)
/* This hook is required to parse register names as operands. */
#define md_parse_name(name, exp, m, c) arc_parse_name (name, exp)
/* Used within frags to pass some information to some relaxation
machine dependent values. */
#define TC_FRAG_TYPE struct arc_relax_type
/* Adjust non PC-rel values at relaxation time. */
#define TC_PCREL_ADJUST(F) arc_pcrel_adjust (F)
/* Adjust symbol table. */
#define obj_adjust_symtab() arc_adjust_symtab ()
/* Object attribute hooks. */
#define md_end arc_md_end
#define CONVERT_SYMBOLIC_ATTRIBUTE(name) arc_convert_symbolic_attribute (name)
#ifndef TC_COPY_SYMBOL_ATTRIBUTES
#define TC_COPY_SYMBOL_ATTRIBUTES(DEST, SRC) \
(arc_copy_symbol_attributes (DEST, SRC))
#endif
extern void arc_copy_symbol_attributes (symbolS *, symbolS *);
extern int arc_convert_symbolic_attribute (const char *);
extern void arc_md_end (void);
extern void arc_adjust_symtab (void);
extern int arc_pcrel_adjust (fragS *);
extern bfd_boolean arc_parse_name (const char *, struct expressionS *);
extern int tc_arc_fix_adjustable (struct fix *);
extern void arc_handle_align (fragS *);
extern void arc_cons_fix_new (fragS *, int, int, expressionS *,
bfd_reloc_code_real_type);
extern void arc_frob_label (symbolS *);
extern void tc_arc_frame_initial_instructions (void);
extern int tc_arc_regname_to_dw2regnum (char *regname);
/* The blink register is r31. */
#define DWARF2_DEFAULT_RETURN_COLUMN 31
/* Registers are generally saved at negative offsets to the CFA. */
#define DWARF2_CIE_DATA_ALIGNMENT (-4)
/* We want .cfi_* pseudo-ops for generating unwind info. */
#define TARGET_USE_CFIPOP 1
/* CFI hooks. */
#define tc_cfi_frame_initial_instructions tc_arc_frame_initial_instructions
#define tc_regname_to_dw2regnum tc_arc_regname_to_dw2regnum
/* Define the NOPs. */
#define NOP_OPCODE_S 0x000078E0
#define NOP_OPCODE_L 0x264A7000 /* mov 0,0. */
#define MAX_FLAG_NAME_LENGTH 7
struct arc_flags
{
/* Name of the parsed flag. */
char name[MAX_FLAG_NAME_LENGTH + 1];
/* Pointer to arc flags. */
const struct arc_flag_operand *flgp;
};
extern const relax_typeS md_relax_table[];
#define TC_GENERIC_RELAX_TABLE md_relax_table
/* Used to construct instructions at md_convert_frag stage of
relaxation. */
struct arc_relax_type
{
/* Dictates whether the pc-relativity should be kept in mind when
relax_frag is called or whether the pc-relativity should be
solved outside of relaxation. For clarification: BL(_S) and
B(_S) use pcrel == 1 and ADD with a solvable expression as 3rd
operand use pcrel == 0. */
unsigned char pcrel;
/* Expressions that dictate the operands. Used for re-assembling in
md_convert_frag. */
expressionS tok[MAX_INSN_ARGS];
/* Number of tok (i.e. number of operands). Used for re-assembling
in md_convert_frag. */
int ntok;
/* Flags of instruction. Used for re-assembling in
md_convert_frag. */
struct arc_flags pflags[MAX_INSN_FLGS];
/* Number of flags. Used for re-assembling in md_convert_frag. */
int nflg;
};
|
