1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
|
/* Renesas RL78 specific support for 32-bit ELF.
Copyright (C) 2011-2017 Free Software Foundation, Inc.
This file is part of BFD, the Binary File Descriptor library.
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 3 of the License, or
(at your option) any later version.
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. */
#include "sysdep.h"
#include "bfd.h"
#include "bfd_stdint.h"
#include "libbfd.h"
#include "elf-bfd.h"
#include "elf/rl78.h"
#include "libiberty.h"
#define valid_16bit_address(v) ((v) <= 0x0ffff || (v) >= 0xf0000)
#define RL78REL(n,sz,bit,shift,complain,pcrel) \
HOWTO (R_RL78_##n, shift, sz, bit, pcrel, 0, complain_overflow_ ## complain, \
bfd_elf_generic_reloc, "R_RL78_" #n, FALSE, 0, ~0, FALSE)
static bfd_reloc_status_type rl78_special_reloc (bfd *, arelent *, asymbol *, void *,
asection *, bfd *, char **);
/* FIXME: We could omit the SHIFT parameter, it is always zero. */
#define RL78_OP_REL(n,sz,bit,shift,complain,pcrel) \
HOWTO (R_RL78_##n, shift, sz, bit, pcrel, 0, complain_overflow_ ## complain, \
rl78_special_reloc, "R_RL78_" #n, FALSE, 0, ~0, FALSE)
/* Note that the relocations around 0x7f are internal to this file;
feel free to move them as needed to avoid conflicts with published
relocation numbers. */
static reloc_howto_type rl78_elf_howto_table [] =
{
RL78REL (NONE, 3, 0, 0, dont, FALSE),
RL78REL (DIR32, 2, 32, 0, signed, FALSE),
RL78REL (DIR24S, 2, 24, 0, signed, FALSE),
RL78REL (DIR16, 1, 16, 0, dont, FALSE),
RL78REL (DIR16U, 1, 16, 0, unsigned, FALSE),
RL78REL (DIR16S, 1, 16, 0, signed, FALSE),
RL78REL (DIR8, 0, 8, 0, dont, FALSE),
RL78REL (DIR8U, 0, 8, 0, unsigned, FALSE),
RL78REL (DIR8S, 0, 8, 0, signed, FALSE),
RL78REL (DIR24S_PCREL, 2, 24, 0, signed, TRUE),
RL78REL (DIR16S_PCREL, 1, 16, 0, signed, TRUE),
RL78REL (DIR8S_PCREL, 0, 8, 0, signed, TRUE),
RL78REL (DIR16UL, 1, 16, 2, unsigned, FALSE),
RL78REL (DIR16UW, 1, 16, 1, unsigned, FALSE),
RL78REL (DIR8UL, 0, 8, 2, unsigned, FALSE),
RL78REL (DIR8UW, 0, 8, 1, unsigned, FALSE),
RL78REL (DIR32_REV, 1, 16, 0, dont, FALSE),
RL78REL (DIR16_REV, 1, 16, 0, dont, FALSE),
RL78REL (DIR3U_PCREL, 0, 3, 0, dont, TRUE),
EMPTY_HOWTO (0x13),
EMPTY_HOWTO (0x14),
EMPTY_HOWTO (0x15),
EMPTY_HOWTO (0x16),
EMPTY_HOWTO (0x17),
EMPTY_HOWTO (0x18),
EMPTY_HOWTO (0x19),
EMPTY_HOWTO (0x1a),
EMPTY_HOWTO (0x1b),
EMPTY_HOWTO (0x1c),
EMPTY_HOWTO (0x1d),
EMPTY_HOWTO (0x1e),
EMPTY_HOWTO (0x1f),
EMPTY_HOWTO (0x20),
EMPTY_HOWTO (0x21),
EMPTY_HOWTO (0x22),
EMPTY_HOWTO (0x23),
EMPTY_HOWTO (0x24),
EMPTY_HOWTO (0x25),
EMPTY_HOWTO (0x26),
EMPTY_HOWTO (0x27),
EMPTY_HOWTO (0x28),
EMPTY_HOWTO (0x29),
EMPTY_HOWTO (0x2a),
EMPTY_HOWTO (0x2b),
EMPTY_HOWTO (0x2c),
RL78REL (RH_RELAX, 0, 0, 0, dont, FALSE),
EMPTY_HOWTO (0x2e),
RL78REL (RH_SADDR, 0, 0, 0, dont, FALSE),
EMPTY_HOWTO (0x30),
EMPTY_HOWTO (0x31),
EMPTY_HOWTO (0x32),
EMPTY_HOWTO (0x33),
EMPTY_HOWTO (0x34),
EMPTY_HOWTO (0x35),
EMPTY_HOWTO (0x36),
EMPTY_HOWTO (0x37),
EMPTY_HOWTO (0x38),
EMPTY_HOWTO (0x39),
EMPTY_HOWTO (0x3a),
EMPTY_HOWTO (0x3b),
EMPTY_HOWTO (0x3c),
EMPTY_HOWTO (0x3d),
EMPTY_HOWTO (0x3e),
EMPTY_HOWTO (0x3f),
EMPTY_HOWTO (0x40),
RL78_OP_REL (ABS32, 2, 32, 0, dont, FALSE),
RL78_OP_REL (ABS24S, 2, 24, 0, signed, FALSE),
RL78_OP_REL (ABS16, 1, 16, 0, dont, FALSE),
RL78_OP_REL (ABS16U, 1, 16, 0, unsigned, FALSE),
RL78_OP_REL (ABS16S, 1, 16, 0, signed, FALSE),
RL78_OP_REL (ABS8, 0, 8, 0, dont, FALSE),
RL78_OP_REL (ABS8U, 0, 8, 0, unsigned, FALSE),
RL78_OP_REL (ABS8S, 0, 8, 0, signed, FALSE),
RL78_OP_REL (ABS24S_PCREL, 2, 24, 0, signed, TRUE),
RL78_OP_REL (ABS16S_PCREL, 1, 16, 0, signed, TRUE),
RL78_OP_REL (ABS8S_PCREL, 0, 8, 0, signed, TRUE),
RL78_OP_REL (ABS16UL, 1, 16, 0, unsigned, FALSE),
RL78_OP_REL (ABS16UW, 1, 16, 0, unsigned, FALSE),
RL78_OP_REL (ABS8UL, 0, 8, 0, unsigned, FALSE),
RL78_OP_REL (ABS8UW, 0, 8, 0, unsigned, FALSE),
RL78_OP_REL (ABS32_REV, 2, 32, 0, dont, FALSE),
RL78_OP_REL (ABS16_REV, 1, 16, 0, dont, FALSE),
#define STACK_REL_P(x) ((x) <= R_RL78_ABS16_REV && (x) >= R_RL78_ABS32)
EMPTY_HOWTO (0x52),
EMPTY_HOWTO (0x53),
EMPTY_HOWTO (0x54),
EMPTY_HOWTO (0x55),
EMPTY_HOWTO (0x56),
EMPTY_HOWTO (0x57),
EMPTY_HOWTO (0x58),
EMPTY_HOWTO (0x59),
EMPTY_HOWTO (0x5a),
EMPTY_HOWTO (0x5b),
EMPTY_HOWTO (0x5c),
EMPTY_HOWTO (0x5d),
EMPTY_HOWTO (0x5e),
EMPTY_HOWTO (0x5f),
EMPTY_HOWTO (0x60),
EMPTY_HOWTO (0x61),
EMPTY_HOWTO (0x62),
EMPTY_HOWTO (0x63),
EMPTY_HOWTO (0x64),
EMPTY_HOWTO (0x65),
EMPTY_HOWTO (0x66),
EMPTY_HOWTO (0x67),
EMPTY_HOWTO (0x68),
EMPTY_HOWTO (0x69),
EMPTY_HOWTO (0x6a),
EMPTY_HOWTO (0x6b),
EMPTY_HOWTO (0x6c),
EMPTY_HOWTO (0x6d),
EMPTY_HOWTO (0x6e),
EMPTY_HOWTO (0x6f),
EMPTY_HOWTO (0x70),
EMPTY_HOWTO (0x71),
EMPTY_HOWTO (0x72),
EMPTY_HOWTO (0x73),
EMPTY_HOWTO (0x74),
EMPTY_HOWTO (0x75),
EMPTY_HOWTO (0x76),
EMPTY_HOWTO (0x77),
EMPTY_HOWTO (0x78),
EMPTY_HOWTO (0x79),
EMPTY_HOWTO (0x7a),
EMPTY_HOWTO (0x7b),
EMPTY_HOWTO (0x7c),
EMPTY_HOWTO (0x7d),
EMPTY_HOWTO (0x7e),
EMPTY_HOWTO (0x7f),
RL78_OP_REL (SYM, 2, 32, 0, dont, FALSE),
RL78_OP_REL (OPneg, 2, 32, 0, dont, FALSE),
RL78_OP_REL (OPadd, 2, 32, 0, dont, FALSE),
RL78_OP_REL (OPsub, 2, 32, 0, dont, FALSE),
RL78_OP_REL (OPmul, 2, 32, 0, dont, FALSE),
RL78_OP_REL (OPdiv, 2, 32, 0, dont, FALSE),
RL78_OP_REL (OPshla, 2, 32, 0, dont, FALSE),
RL78_OP_REL (OPshra, 2, 32, 0, dont, FALSE),
RL78_OP_REL (OPsctsize, 2, 32, 0, dont, FALSE),
EMPTY_HOWTO (0x89),
EMPTY_HOWTO (0x8a),
EMPTY_HOWTO (0x8b),
EMPTY_HOWTO (0x8c),
RL78_OP_REL (OPscttop, 2, 32, 0, dont, FALSE),
EMPTY_HOWTO (0x8e),
EMPTY_HOWTO (0x8f),
RL78_OP_REL (OPand, 2, 32, 0, dont, FALSE),
RL78_OP_REL (OPor, 2, 32, 0, dont, FALSE),
RL78_OP_REL (OPxor, 2, 32, 0, dont, FALSE),
RL78_OP_REL (OPnot, 2, 32, 0, dont, FALSE),
RL78_OP_REL (OPmod, 2, 32, 0, dont, FALSE),
RL78_OP_REL (OPromtop, 2, 32, 0, dont, FALSE),
RL78_OP_REL (OPramtop, 2, 32, 0, dont, FALSE)
};
/* Map BFD reloc types to RL78 ELF reloc types. */
struct rl78_reloc_map
{
bfd_reloc_code_real_type bfd_reloc_val;
unsigned int rl78_reloc_val;
};
static const struct rl78_reloc_map rl78_reloc_map [] =
{
{ BFD_RELOC_NONE, R_RL78_NONE },
{ BFD_RELOC_8, R_RL78_DIR8S },
{ BFD_RELOC_16, R_RL78_DIR16S },
{ BFD_RELOC_24, R_RL78_DIR24S },
{ BFD_RELOC_32, R_RL78_DIR32 },
{ BFD_RELOC_RL78_16_OP, R_RL78_DIR16 },
{ BFD_RELOC_RL78_DIR3U_PCREL, R_RL78_DIR3U_PCREL },
{ BFD_RELOC_8_PCREL, R_RL78_DIR8S_PCREL },
{ BFD_RELOC_16_PCREL, R_RL78_DIR16S_PCREL },
{ BFD_RELOC_24_PCREL, R_RL78_DIR24S_PCREL },
{ BFD_RELOC_RL78_8U, R_RL78_DIR8U },
{ BFD_RELOC_RL78_16U, R_RL78_DIR16U },
{ BFD_RELOC_RL78_SYM, R_RL78_SYM },
{ BFD_RELOC_RL78_OP_SUBTRACT, R_RL78_OPsub },
{ BFD_RELOC_RL78_OP_NEG, R_RL78_OPneg },
{ BFD_RELOC_RL78_OP_AND, R_RL78_OPand },
{ BFD_RELOC_RL78_OP_SHRA, R_RL78_OPshra },
{ BFD_RELOC_RL78_ABS8, R_RL78_ABS8 },
{ BFD_RELOC_RL78_ABS16, R_RL78_ABS16 },
{ BFD_RELOC_RL78_ABS16_REV, R_RL78_ABS16_REV },
{ BFD_RELOC_RL78_ABS32, R_RL78_ABS32 },
{ BFD_RELOC_RL78_ABS32_REV, R_RL78_ABS32_REV },
{ BFD_RELOC_RL78_ABS16UL, R_RL78_ABS16UL },
{ BFD_RELOC_RL78_ABS16UW, R_RL78_ABS16UW },
{ BFD_RELOC_RL78_ABS16U, R_RL78_ABS16U },
{ BFD_RELOC_RL78_SADDR, R_RL78_RH_SADDR },
{ BFD_RELOC_RL78_RELAX, R_RL78_RH_RELAX }
};
static reloc_howto_type *
rl78_reloc_type_lookup (bfd * abfd ATTRIBUTE_UNUSED,
bfd_reloc_code_real_type code)
{
unsigned int i;
if (code == BFD_RELOC_RL78_32_OP)
return rl78_elf_howto_table + R_RL78_DIR32;
for (i = ARRAY_SIZE (rl78_reloc_map); i--;)
if (rl78_reloc_map [i].bfd_reloc_val == code)
return rl78_elf_howto_table + rl78_reloc_map[i].rl78_reloc_val;
return NULL;
}
static reloc_howto_type *
rl78_reloc_name_lookup (bfd * abfd ATTRIBUTE_UNUSED, const char * r_name)
{
unsigned int i;
for (i = 0; i < ARRAY_SIZE (rl78_elf_howto_table); i++)
if (rl78_elf_howto_table[i].name != NULL
&& strcasecmp (rl78_elf_howto_table[i].name, r_name) == 0)
return rl78_elf_howto_table + i;
return NULL;
}
/* Set the howto pointer for an RL78 ELF reloc. */
static void
rl78_info_to_howto_rela (bfd * abfd ATTRIBUTE_UNUSED,
arelent * cache_ptr,
Elf_Internal_Rela * dst)
{
unsigned int r_type;
r_type = ELF32_R_TYPE (dst->r_info);
if (r_type >= (unsigned int) R_RL78_max)
{
/* xgettext:c-format */
_bfd_error_handler (_("%B: invalid RL78 reloc number: %d"), abfd, r_type);
r_type = 0;
}
cache_ptr->howto = rl78_elf_howto_table + r_type;
}
static bfd_vma
get_symbol_value (const char * name,
struct bfd_link_info * info,
bfd * input_bfd,
asection * input_section,
int offset)
{
struct bfd_link_hash_entry * h;
if (info == NULL)
return 0;
h = bfd_link_hash_lookup (info->hash, name, FALSE, FALSE, TRUE);
if (h == NULL
|| (h->type != bfd_link_hash_defined
&& h->type != bfd_link_hash_defweak))
{
(*info->callbacks->undefined_symbol)
(info, name, input_bfd, input_section, offset, TRUE);
return 0;
}
return (h->u.def.value
+ h->u.def.section->output_section->vma
+ h->u.def.section->output_offset);
}
static bfd_vma
get_romstart (struct bfd_link_info * info,
bfd * abfd,
asection * sec,
int offset)
{
static bfd_boolean cached = FALSE;
static bfd_vma cached_value = 0;
if (!cached)
{
cached_value = get_symbol_value ("_start", info, abfd, sec, offset);
cached = TRUE;
}
return cached_value;
}
static bfd_vma
get_ramstart (struct bfd_link_info * info,
bfd * abfd,
asection * sec,
int offset)
{
static bfd_boolean cached = FALSE;
static bfd_vma cached_value = 0;
if (!cached)
{
cached_value = get_symbol_value ("__datastart", info, abfd, sec, offset);
cached = TRUE;
}
return cached_value;
}
#define NUM_STACK_ENTRIES 16
static int32_t rl78_stack [ NUM_STACK_ENTRIES ];
static unsigned int rl78_stack_top;
#define RL78_STACK_PUSH(val) \
do \
{ \
if (rl78_stack_top < NUM_STACK_ENTRIES) \
rl78_stack [rl78_stack_top ++] = (val); \
else \
_bfd_error_handler (_("Internal Error: RL78 reloc stack overflow")); \
} \
while (0)
#define RL78_STACK_POP(dest) \
do \
{ \
if (rl78_stack_top > 0) \
(dest) = rl78_stack [-- rl78_stack_top];\
else \
{ \
_bfd_error_handler (_("Internal Error: RL78 reloc stack underflow")); \
(dest) = 0; \
} \
} \
while (0)
/* Special handling for RL78 complex relocs. Returns the
value of the reloc, or 0 for relocs which do not generate
a result. SYMVAL is the value of the symbol for relocs
which use a symbolic argument. */
static bfd_vma
rl78_compute_complex_reloc (unsigned long r_type,
bfd_vma symval,
asection * input_section)
{
int32_t tmp1, tmp2;
bfd_vma relocation;
switch (r_type)
{
default:
return 0;
case R_RL78_ABS24S_PCREL:
case R_RL78_ABS16S_PCREL:
case R_RL78_ABS8S_PCREL:
RL78_STACK_POP (relocation);
relocation -= input_section->output_section->vma + input_section->output_offset;
return relocation;
case R_RL78_ABS32:
case R_RL78_ABS32_REV:
case R_RL78_ABS16:
case R_RL78_ABS16_REV:
case R_RL78_ABS16S:
case R_RL78_ABS16U:
case R_RL78_ABS8:
case R_RL78_ABS8U:
case R_RL78_ABS8S:
RL78_STACK_POP (relocation);
return relocation;
case R_RL78_ABS16UL:
case R_RL78_ABS8UL:
RL78_STACK_POP (relocation);
return relocation >> 2;
case R_RL78_ABS16UW:
case R_RL78_ABS8UW:
RL78_STACK_POP (relocation);
return relocation >> 1;
/* The rest of the relocs compute values and then push them onto the stack. */
case R_RL78_OPramtop:
case R_RL78_OPromtop:
case R_RL78_SYM:
RL78_STACK_PUSH (symval);
return 0;
case R_RL78_OPneg:
RL78_STACK_POP (tmp1);
tmp1 = - tmp1;
RL78_STACK_PUSH (tmp1);
return 0;
case R_RL78_OPadd:
RL78_STACK_POP (tmp2);
RL78_STACK_POP (tmp1);
tmp1 += tmp2;
RL78_STACK_PUSH (tmp1);
return 0;
case R_RL78_OPsub:
/* For the expression "A - B", the assembler pushes A,
then B, then OPSUB. So the first op we pop is B, not A. */
RL78_STACK_POP (tmp2); /* B */
RL78_STACK_POP (tmp1); /* A */
tmp1 -= tmp2; /* A - B */
RL78_STACK_PUSH (tmp1);
return 0;
case R_RL78_OPmul:
RL78_STACK_POP (tmp2);
RL78_STACK_POP (tmp1);
tmp1 *= tmp2;
RL78_STACK_PUSH (tmp1);
return 0;
case R_RL78_OPdiv:
RL78_STACK_POP (tmp2);
RL78_STACK_POP (tmp1);
tmp1 /= tmp2;
RL78_STACK_PUSH (tmp1);
return 0;
case R_RL78_OPshla:
RL78_STACK_POP (tmp2);
RL78_STACK_POP (tmp1);
tmp1 <<= tmp2;
RL78_STACK_PUSH (tmp1);
return 0;
case R_RL78_OPshra:
RL78_STACK_POP (tmp2);
RL78_STACK_POP (tmp1);
tmp1 >>= tmp2;
RL78_STACK_PUSH (tmp1);
return 0;
case R_RL78_OPsctsize:
RL78_STACK_PUSH (input_section->size);
return 0;
case R_RL78_OPscttop:
RL78_STACK_PUSH (input_section->output_section->vma);
return 0;
case R_RL78_OPand:
RL78_STACK_POP (tmp2);
RL78_STACK_POP (tmp1);
tmp1 &= tmp2;
RL78_STACK_PUSH (tmp1);
return 0;
case R_RL78_OPor:
RL78_STACK_POP (tmp2);
RL78_STACK_POP (tmp1);
tmp1 |= tmp2;
RL78_STACK_PUSH (tmp1);
return 0;
case R_RL78_OPxor:
RL78_STACK_POP (tmp2);
RL78_STACK_POP (tmp1);
tmp1 ^= tmp2;
RL78_STACK_PUSH (tmp1);
return 0;
case R_RL78_OPnot:
RL78_STACK_POP (tmp1);
tmp1 = ~ tmp1;
RL78_STACK_PUSH (tmp1);
return 0;
case R_RL78_OPmod:
RL78_STACK_POP (tmp2);
RL78_STACK_POP (tmp1);
tmp1 %= tmp2;
RL78_STACK_PUSH (tmp1);
return 0;
}
}
#undef RL78_STACK_PUSH
#undef RL78_STACK_POP
#define OP(i) (contents[reloc->address + (i)])
static bfd_reloc_status_type
rl78_special_reloc (bfd * input_bfd,
arelent * reloc,
asymbol * symbol,
void * data,
asection * input_section,
bfd * output_bfd ATTRIBUTE_UNUSED,
char ** error_message ATTRIBUTE_UNUSED)
{
bfd_reloc_status_type r = bfd_reloc_ok;
bfd_vma relocation = 0;
unsigned long r_type = reloc->howto->type;
bfd_byte * contents = data;
/* If necessary, compute the symbolic value of the relocation. */
switch (r_type)
{
case R_RL78_SYM:
relocation = (symbol->value
+ symbol->section->output_section->vma
+ symbol->section->output_offset
+ reloc->addend);
break;
case R_RL78_OPromtop:
relocation = get_romstart (NULL, input_bfd, input_section,
reloc->address);
break;
case R_RL78_OPramtop:
relocation = get_ramstart (NULL, input_bfd, input_section,
reloc->address);
break;
}
/* Get the value of the relocation. */
relocation = rl78_compute_complex_reloc (r_type, relocation, input_section);
/* If the relocation alters the contents of the section then apply it now.
Note - since this function is called from
bfd_generic_get_relocated_section_contents via bfd_perform_relocation,
and not from the linker, we do not perform any range checking. The
clients who are calling us are only interested in some relocated section
contents, and not any linkage problems that might occur later. */
switch (r_type)
{
case R_RL78_ABS32:
OP (0) = relocation;
OP (1) = relocation >> 8;
OP (2) = relocation >> 16;
OP (3) = relocation >> 24;
break;
case R_RL78_ABS32_REV:
OP (3) = relocation;
OP (2) = relocation >> 8;
OP (1) = relocation >> 16;
OP (0) = relocation >> 24;
break;
case R_RL78_ABS24S_PCREL:
case R_RL78_ABS24S:
OP (0) = relocation;
OP (1) = relocation >> 8;
OP (2) = relocation >> 16;
break;
case R_RL78_ABS16_REV:
OP (1) = relocation;
OP (0) = relocation >> 8;
break;
case R_RL78_ABS16S_PCREL:
case R_RL78_ABS16:
case R_RL78_ABS16S:
case R_RL78_ABS16U:
case R_RL78_ABS16UL:
case R_RL78_ABS16UW:
OP (0) = relocation;
OP (1) = relocation >> 8;
break;
case R_RL78_ABS8S_PCREL:
case R_RL78_ABS8:
case R_RL78_ABS8U:
case R_RL78_ABS8UL:
case R_RL78_ABS8UW:
case R_RL78_ABS8S:
OP (0) = relocation;
break;
default:
break;
}
return r;
}
#undef OP
#define OP(i) (contents[rel->r_offset + (i)])
/* Relocate an RL78 ELF section.
There is some attempt to make this function usable for many architectures,
both USE_REL and USE_RELA ['twould be nice if such a critter existed],
if only to serve as a learning tool.
The RELOCATE_SECTION function is called by the new ELF backend linker
to handle the relocations for a section.
The relocs are always passed as Rela structures; if the section
actually uses Rel structures, the r_addend field will always be
zero.
This function is responsible for adjusting the section contents as
necessary, and (if using Rela relocs and generating a relocatable
output file) adjusting the reloc addend as necessary.
This function does not have to worry about setting the reloc
address or the reloc symbol index.
LOCAL_SYMS is a pointer to the swapped in local symbols.
LOCAL_SECTIONS is an array giving the section in the input file
corresponding to the st_shndx field of each local symbol.
The global hash table entry for the global symbols can be found
via elf_sym_hashes (input_bfd).
When generating relocatable output, this function must handle
STB_LOCAL/STT_SECTION symbols specially. The output symbol is
going to be the section symbol corresponding to the output
section, which means that the addend must be adjusted
accordingly. */
static bfd_boolean
rl78_elf_relocate_section
(bfd * output_bfd,
struct bfd_link_info * info,
bfd * input_bfd,
asection * input_section,
bfd_byte * contents,
Elf_Internal_Rela * relocs,
Elf_Internal_Sym * local_syms,
asection ** local_sections)
{
Elf_Internal_Shdr * symtab_hdr;
struct elf_link_hash_entry ** sym_hashes;
Elf_Internal_Rela * rel;
Elf_Internal_Rela * relend;
asection *splt;
symtab_hdr = & elf_tdata (input_bfd)->symtab_hdr;
sym_hashes = elf_sym_hashes (input_bfd);
relend = relocs + input_section->reloc_count;
splt = elf_hash_table (info)->splt;
for (rel = relocs; rel < relend; rel ++)
{
reloc_howto_type * howto;
unsigned long r_symndx;
Elf_Internal_Sym * sym;
asection * sec;
struct elf_link_hash_entry * h;
bfd_vma relocation;
bfd_reloc_status_type r;
const char * name = NULL;
bfd_boolean unresolved_reloc = TRUE;
int r_type;
r_type = ELF32_R_TYPE (rel->r_info);
r_symndx = ELF32_R_SYM (rel->r_info);
howto = rl78_elf_howto_table + ELF32_R_TYPE (rel->r_info);
h = NULL;
sym = NULL;
sec = NULL;
relocation = 0;
if (r_symndx < symtab_hdr->sh_info)
{
sym = local_syms + r_symndx;
sec = local_sections [r_symndx];
relocation = _bfd_elf_rela_local_sym (output_bfd, sym, & sec, rel);
name = bfd_elf_string_from_elf_section
(input_bfd, symtab_hdr->sh_link, sym->st_name);
name = (sym->st_name == 0) ? bfd_section_name (input_bfd, sec) : name;
}
else
{
bfd_boolean warned ATTRIBUTE_UNUSED;
bfd_boolean ignored ATTRIBUTE_UNUSED;
RELOC_FOR_GLOBAL_SYMBOL (info, input_bfd, input_section, rel,
r_symndx, symtab_hdr, sym_hashes, h,
sec, relocation, unresolved_reloc,
warned, ignored);
name = h->root.root.string;
}
if (sec != NULL && discarded_section (sec))
RELOC_AGAINST_DISCARDED_SECTION (info, input_bfd, input_section,
rel, 1, relend, howto, 0, contents);
if (bfd_link_relocatable (info))
{
/* This is a relocatable link. We don't have to change
anything, unless the reloc is against a section symbol,
in which case we have to adjust according to where the
section symbol winds up in the output section. */
if (sym != NULL && ELF_ST_TYPE (sym->st_info) == STT_SECTION)
rel->r_addend += sec->output_offset;
continue;
}
switch (ELF32_R_TYPE (rel->r_info))
{
case R_RL78_DIR16S:
{
bfd_vma *plt_offset;
if (h != NULL)
plt_offset = &h->plt.offset;
else
plt_offset = elf_local_got_offsets (input_bfd) + r_symndx;
if (! valid_16bit_address (relocation))
{
/* If this is the first time we've processed this symbol,
fill in the plt entry with the correct symbol address. */
if ((*plt_offset & 1) == 0)
{
unsigned int x;
x = 0x000000ec; /* br !!abs24 */
x |= (relocation << 8) & 0xffffff00;
bfd_put_32 (input_bfd, x, splt->contents + *plt_offset);
*plt_offset |= 1;
}
relocation = (splt->output_section->vma
+ splt->output_offset
+ (*plt_offset & -2));
if (name)
{
char *newname = bfd_malloc (strlen(name)+5);
strcpy (newname, name);
strcat(newname, ".plt");
_bfd_generic_link_add_one_symbol (info,
input_bfd,
newname,
BSF_FUNCTION | BSF_WEAK,
splt,
(*plt_offset & -2),
0,
1,
0,
0);
}
}
}
break;
}
if (h != NULL && h->root.type == bfd_link_hash_undefweak)
/* If the symbol is undefined and weak
then the relocation resolves to zero. */
relocation = 0;
else
{
if (howto->pc_relative)
{
relocation -= (input_section->output_section->vma
+ input_section->output_offset
+ rel->r_offset);
relocation -= bfd_get_reloc_size (howto);
}
relocation += rel->r_addend;
}
r = bfd_reloc_ok;
#define RANGE(a,b) if (a > (long) relocation || (long) relocation > b) r = bfd_reloc_overflow
/* Opcode relocs are always big endian. Data relocs are bi-endian. */
switch (r_type)
{
case R_RL78_NONE:
break;
case R_RL78_RH_RELAX:
break;
case R_RL78_DIR8S_PCREL:
RANGE (-128, 127);
OP (0) = relocation;
break;
case R_RL78_DIR8S:
RANGE (-128, 255);
OP (0) = relocation;
break;
case R_RL78_DIR8U:
RANGE (0, 255);
OP (0) = relocation;
break;
case R_RL78_DIR16S_PCREL:
RANGE (-32768, 32767);
OP (0) = relocation;
OP (1) = relocation >> 8;
break;
case R_RL78_DIR16S:
if ((relocation & 0xf0000) == 0xf0000)
relocation &= 0xffff;
RANGE (-32768, 65535);
OP (0) = relocation;
OP (1) = relocation >> 8;
break;
case R_RL78_DIR16U:
RANGE (0, 65536);
OP (0) = relocation;
OP (1) = relocation >> 8;
break;
case R_RL78_DIR16:
RANGE (-32768, 65536);
OP (0) = relocation;
OP (1) = relocation >> 8;
break;
case R_RL78_DIR16_REV:
RANGE (-32768, 65536);
OP (1) = relocation;
OP (0) = relocation >> 8;
break;
case R_RL78_DIR3U_PCREL:
RANGE (3, 10);
OP (0) &= 0xf8;
OP (0) |= relocation & 0x07;
break;
case R_RL78_DIR24S_PCREL:
RANGE (-0x800000, 0x7fffff);
OP (0) = relocation;
OP (1) = relocation >> 8;
OP (2) = relocation >> 16;
break;
case R_RL78_DIR24S:
RANGE (-0x800000, 0x7fffff);
OP (0) = relocation;
OP (1) = relocation >> 8;
OP (2) = relocation >> 16;
break;
case R_RL78_DIR32:
OP (0) = relocation;
OP (1) = relocation >> 8;
OP (2) = relocation >> 16;
OP (3) = relocation >> 24;
break;
case R_RL78_DIR32_REV:
OP (3) = relocation;
OP (2) = relocation >> 8;
OP (1) = relocation >> 16;
OP (0) = relocation >> 24;
break;
case R_RL78_RH_SFR:
RANGE (0xfff00, 0xfffff);
OP (0) = relocation & 0xff;
break;
case R_RL78_RH_SADDR:
RANGE (0xffe20, 0xfff1f);
OP (0) = relocation & 0xff;
break;
/* Complex reloc handling: */
case R_RL78_ABS32:
case R_RL78_ABS32_REV:
case R_RL78_ABS24S_PCREL:
case R_RL78_ABS24S:
case R_RL78_ABS16:
case R_RL78_ABS16_REV:
case R_RL78_ABS16S_PCREL:
case R_RL78_ABS16S:
case R_RL78_ABS16U:
case R_RL78_ABS16UL:
case R_RL78_ABS16UW:
case R_RL78_ABS8:
case R_RL78_ABS8U:
case R_RL78_ABS8UL:
case R_RL78_ABS8UW:
case R_RL78_ABS8S_PCREL:
case R_RL78_ABS8S:
case R_RL78_OPneg:
case R_RL78_OPadd:
case R_RL78_OPsub:
case R_RL78_OPmul:
case R_RL78_OPdiv:
case R_RL78_OPshla:
case R_RL78_OPshra:
case R_RL78_OPsctsize:
case R_RL78_OPscttop:
case R_RL78_OPand:
case R_RL78_OPor:
case R_RL78_OPxor:
case R_RL78_OPnot:
case R_RL78_OPmod:
relocation = rl78_compute_complex_reloc (r_type, 0, input_section);
switch (r_type)
{
case R_RL78_ABS32:
OP (0) = relocation;
OP (1) = relocation >> 8;
OP (2) = relocation >> 16;
OP (3) = relocation >> 24;
break;
case R_RL78_ABS32_REV:
OP (3) = relocation;
OP (2) = relocation >> 8;
OP (1) = relocation >> 16;
OP (0) = relocation >> 24;
break;
case R_RL78_ABS24S_PCREL:
case R_RL78_ABS24S:
RANGE (-0x800000, 0x7fffff);
OP (0) = relocation;
OP (1) = relocation >> 8;
OP (2) = relocation >> 16;
break;
case R_RL78_ABS16:
RANGE (-32768, 65535);
OP (0) = relocation;
OP (1) = relocation >> 8;
break;
case R_RL78_ABS16_REV:
RANGE (-32768, 65535);
OP (1) = relocation;
OP (0) = relocation >> 8;
break;
case R_RL78_ABS16S_PCREL:
case R_RL78_ABS16S:
RANGE (-32768, 32767);
OP (0) = relocation;
OP (1) = relocation >> 8;
break;
case R_RL78_ABS16U:
case R_RL78_ABS16UL:
case R_RL78_ABS16UW:
RANGE (0, 65536);
OP (0) = relocation;
OP (1) = relocation >> 8;
break;
case R_RL78_ABS8:
RANGE (-128, 255);
OP (0) = relocation;
break;
case R_RL78_ABS8U:
case R_RL78_ABS8UL:
case R_RL78_ABS8UW:
RANGE (0, 255);
OP (0) = relocation;
break;
case R_RL78_ABS8S_PCREL:
case R_RL78_ABS8S:
RANGE (-128, 127);
OP (0) = relocation;
break;
default:
break;
}
break;
case R_RL78_SYM:
if (r_symndx < symtab_hdr->sh_info)
relocation = sec->output_section->vma + sec->output_offset
+ sym->st_value + rel->r_addend;
else if (h != NULL
&& (h->root.type == bfd_link_hash_defined
|| h->root.type == bfd_link_hash_defweak))
relocation = h->root.u.def.value
+ sec->output_section->vma
+ sec->output_offset
+ rel->r_addend;
else
{
relocation = 0;
if (h->root.type != bfd_link_hash_undefweak)
_bfd_error_handler (_("Warning: RL78_SYM reloc with an unknown symbol"));
}
(void) rl78_compute_complex_reloc (r_type, relocation, input_section);
break;
case R_RL78_OPromtop:
relocation = get_romstart (info, input_bfd, input_section, rel->r_offset);
(void) rl78_compute_complex_reloc (r_type, relocation, input_section);
break;
case R_RL78_OPramtop:
relocation = get_ramstart (info, input_bfd, input_section, rel->r_offset);
(void) rl78_compute_complex_reloc (r_type, relocation, input_section);
break;
default:
r = bfd_reloc_notsupported;
break;
}
if (r != bfd_reloc_ok)
{
const char * msg = NULL;
switch (r)
{
case bfd_reloc_overflow:
/* Catch the case of a missing function declaration
and emit a more helpful error message. */
if (r_type == R_RL78_DIR24S_PCREL)
/* xgettext:c-format */
msg = _("%B(%A): error: call to undefined function '%s'");
else
(*info->callbacks->reloc_overflow)
(info, (h ? &h->root : NULL), name, howto->name, (bfd_vma) 0,
input_bfd, input_section, rel->r_offset);
break;
case bfd_reloc_undefined:
(*info->callbacks->undefined_symbol)
(info, name, input_bfd, input_section, rel->r_offset, TRUE);
break;
case bfd_reloc_other:
/* xgettext:c-format */
msg = _("%B(%A): warning: unaligned access to symbol '%s' in the small data area");
break;
case bfd_reloc_outofrange:
/* xgettext:c-format */
msg = _("%B(%A): internal error: out of range error");
break;
case bfd_reloc_notsupported:
/* xgettext:c-format */
msg = _("%B(%A): internal error: unsupported relocation error");
break;
case bfd_reloc_dangerous:
/* xgettext:c-format */
msg = _("%B(%A): internal error: dangerous relocation");
break;
default:
/* xgettext:c-format */
msg = _("%B(%A): internal error: unknown error");
break;
}
if (msg)
_bfd_error_handler (msg, input_bfd, input_section, name);
}
}
return TRUE;
}
/* Function to set the ELF flag bits. */
static bfd_boolean
rl78_elf_set_private_flags (bfd * abfd, flagword flags)
{
elf_elfheader (abfd)->e_flags = flags;
elf_flags_init (abfd) = TRUE;
return TRUE;
}
static bfd_boolean no_warn_mismatch = FALSE;
void bfd_elf32_rl78_set_target_flags (bfd_boolean);
void
bfd_elf32_rl78_set_target_flags (bfd_boolean user_no_warn_mismatch)
{
no_warn_mismatch = user_no_warn_mismatch;
}
static const char *
rl78_cpu_name (flagword flags)
{
switch (flags & E_FLAG_RL78_CPU_MASK)
{
default: return "";
case E_FLAG_RL78_G10: return "G10";
case E_FLAG_RL78_G13: return "G13";
case E_FLAG_RL78_G14: return "G14";
}
}
/* Merge backend specific data from an object file to the output
object file when linking. */
static bfd_boolean
rl78_elf_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)
{
bfd *obfd = info->output_bfd;
flagword new_flags;
flagword old_flags;
bfd_boolean error = FALSE;
new_flags = elf_elfheader (ibfd)->e_flags;
old_flags = elf_elfheader (obfd)->e_flags;
if (!elf_flags_init (obfd))
{
/* First call, no flags set. */
elf_flags_init (obfd) = TRUE;
elf_elfheader (obfd)->e_flags = new_flags;
}
else if (old_flags != new_flags)
{
flagword changed_flags = old_flags ^ new_flags;
if (changed_flags & E_FLAG_RL78_CPU_MASK)
{
flagword out_cpu = old_flags & E_FLAG_RL78_CPU_MASK;
flagword in_cpu = new_flags & E_FLAG_RL78_CPU_MASK;
if (in_cpu == E_FLAG_RL78_ANY_CPU || in_cpu == out_cpu)
/* It does not matter what new_cpu may have. */;
else if (out_cpu == E_FLAG_RL78_ANY_CPU)
{
if (in_cpu == E_FLAG_RL78_G10)
{
/* G10 files can only be linked with other G10 files.
If the output is set to "any" this means that it is
a G14 file that does not use hardware multiply/divide,
but that is still incompatible with the G10 ABI. */
error = TRUE;
_bfd_error_handler
/* xgettext:c-format */
(_("RL78 ABI conflict: G10 file %B cannot be linked"
" with %s file %B"),
ibfd, rl78_cpu_name (out_cpu), obfd);
}
else
{
old_flags &= ~ E_FLAG_RL78_CPU_MASK;
old_flags |= in_cpu;
elf_elfheader (obfd)->e_flags = old_flags;
}
}
else
{
error = TRUE;
_bfd_error_handler
/* xgettext:c-format */
(_("RL78 ABI conflict: cannot link %s file %B with %s file %B"),
rl78_cpu_name (in_cpu), ibfd,
rl78_cpu_name (out_cpu), obfd);
}
}
if (changed_flags & E_FLAG_RL78_64BIT_DOUBLES)
{
_bfd_error_handler
(_("RL78 merge conflict: cannot link 32-bit and 64-bit objects together"));
if (old_flags & E_FLAG_RL78_64BIT_DOUBLES)
/* xgettext:c-format */
_bfd_error_handler (_("- %B is 64-bit, %B is not"),
obfd, ibfd);
else
/* xgettext:c-format */
_bfd_error_handler (_("- %B is 64-bit, %B is not"),
ibfd, obfd);
error = TRUE;
}
}
return !error;
}
static bfd_boolean
rl78_elf_print_private_bfd_data (bfd * abfd, void * ptr)
{
FILE * file = (FILE *) ptr;
flagword flags;
BFD_ASSERT (abfd != NULL && ptr != NULL);
/* Print normal ELF private data. */
_bfd_elf_print_private_bfd_data (abfd, ptr);
flags = elf_elfheader (abfd)->e_flags;
fprintf (file, _("private flags = 0x%lx:"), (long) flags);
if (flags & E_FLAG_RL78_CPU_MASK)
fprintf (file, " [%s]", rl78_cpu_name (flags));
if (flags & E_FLAG_RL78_64BIT_DOUBLES)
fprintf (file, _(" [64-bit doubles]"));
fputc ('\n', file);
return TRUE;
}
/* Return the MACH for an e_flags value. */
static int
elf32_rl78_machine (bfd * abfd ATTRIBUTE_UNUSED)
{
return bfd_mach_rl78;
}
static bfd_boolean
rl78_elf_object_p (bfd * abfd)
{
bfd_default_set_arch_mach (abfd, bfd_arch_rl78,
elf32_rl78_machine (abfd));
return TRUE;
}
/* support PLT for 16-bit references to 24-bit functions. */
/* We support 16-bit pointers to code above 64k by generating a thunk
below 64k containing a JMP instruction to the final address. */
static bfd_boolean
rl78_elf_check_relocs
(bfd * abfd,
struct bfd_link_info * info,
asection * sec,
const Elf_Internal_Rela * relocs)
{
Elf_Internal_Shdr * symtab_hdr;
struct elf_link_hash_entry ** sym_hashes;
const Elf_Internal_Rela * rel;
const Elf_Internal_Rela * rel_end;
bfd_vma *local_plt_offsets;
asection *splt;
bfd *dynobj;
if (bfd_link_relocatable (info))
return TRUE;
symtab_hdr = &elf_tdata (abfd)->symtab_hdr;
sym_hashes = elf_sym_hashes (abfd);
local_plt_offsets = elf_local_got_offsets (abfd);
dynobj = elf_hash_table(info)->dynobj;
rel_end = relocs + sec->reloc_count;
for (rel = relocs; rel < rel_end; rel++)
{
struct elf_link_hash_entry *h;
unsigned long r_symndx;
bfd_vma *offset;
r_symndx = ELF32_R_SYM (rel->r_info);
if (r_symndx < symtab_hdr->sh_info)
h = NULL;
else
{
h = sym_hashes[r_symndx - symtab_hdr->sh_info];
while (h->root.type == bfd_link_hash_indirect
|| h->root.type == bfd_link_hash_warning)
h = (struct elf_link_hash_entry *) h->root.u.i.link;
/* PR15323, ref flags aren't set for references in the same
object. */
h->root.non_ir_ref = 1;
}
switch (ELF32_R_TYPE (rel->r_info))
{
/* This relocation describes a 16-bit pointer to a function.
We may need to allocate a thunk in low memory; reserve memory
for it now. */
case R_RL78_DIR16S:
if (dynobj == NULL)
elf_hash_table (info)->dynobj = dynobj = abfd;
splt = elf_hash_table (info)->splt;
if (splt == NULL)
{
flagword flags = (SEC_ALLOC | SEC_LOAD | SEC_HAS_CONTENTS
| SEC_IN_MEMORY | SEC_LINKER_CREATED
| SEC_READONLY | SEC_CODE);
splt = bfd_make_section_anyway_with_flags (dynobj, ".plt",
flags);
elf_hash_table (info)->splt = splt;
if (splt == NULL
|| ! bfd_set_section_alignment (dynobj, splt, 1))
return FALSE;
}
if (h != NULL)
offset = &h->plt.offset;
else
{
if (local_plt_offsets == NULL)
{
size_t size;
unsigned int i;
size = symtab_hdr->sh_info * sizeof (bfd_vma);
local_plt_offsets = (bfd_vma *) bfd_alloc (abfd, size);
if (local_plt_offsets == NULL)
return FALSE;
elf_local_got_offsets (abfd) = local_plt_offsets;
for (i = 0; i < symtab_hdr->sh_info; i++)
local_plt_offsets[i] = (bfd_vma) -1;
}
offset = &local_plt_offsets[r_symndx];
}
if (*offset == (bfd_vma) -1)
{
*offset = splt->size;
splt->size += 4;
}
break;
}
}
return TRUE;
}
/* This must exist if dynobj is ever set. */
static bfd_boolean
rl78_elf_finish_dynamic_sections (bfd *abfd ATTRIBUTE_UNUSED,
struct bfd_link_info *info)
{
bfd *dynobj;
asection *splt;
if (!elf_hash_table (info)->dynamic_sections_created)
return TRUE;
/* As an extra sanity check, verify that all plt entries have been
filled in. However, relaxing might have changed the relocs so
that some plt entries don't get filled in, so we have to skip
this check if we're relaxing. Unfortunately, check_relocs is
called before relaxation. */
if (info->relax_trip > 0)
return TRUE;
dynobj = elf_hash_table (info)->dynobj;
splt = elf_hash_table (info)->splt;
if (dynobj != NULL && splt != NULL)
{
bfd_byte *contents = splt->contents;
unsigned int i, size = splt->size;
for (i = 0; i < size; i += 4)
{
unsigned int x = bfd_get_32 (dynobj, contents + i);
BFD_ASSERT (x != 0);
}
}
return TRUE;
}
static bfd_boolean
rl78_elf_always_size_sections (bfd *output_bfd ATTRIBUTE_UNUSED,
struct bfd_link_info *info)
{
bfd *dynobj;
asection *splt;
if (bfd_link_relocatable (info))
return TRUE;
dynobj = elf_hash_table (info)->dynobj;
if (dynobj == NULL)
return TRUE;
splt = elf_hash_table (info)->splt;
BFD_ASSERT (splt != NULL);
splt->contents = (bfd_byte *) bfd_zalloc (dynobj, splt->size);
if (splt->contents == NULL)
return FALSE;
return TRUE;
}
/* Handle relaxing. */
/* A subroutine of rl78_elf_relax_section. If the global symbol H
is within the low 64k, remove any entry for it in the plt. */
struct relax_plt_data
{
asection *splt;
bfd_boolean *again;
};
static bfd_boolean
rl78_relax_plt_check (struct elf_link_hash_entry *h, void * xdata)
{
struct relax_plt_data *data = (struct relax_plt_data *) xdata;
if (h->plt.offset != (bfd_vma) -1)
{
bfd_vma address;
if (h->root.type == bfd_link_hash_undefined
|| h->root.type == bfd_link_hash_undefweak)
address = 0;
else
address = (h->root.u.def.section->output_section->vma
+ h->root.u.def.section->output_offset
+ h->root.u.def.value);
if (valid_16bit_address (address))
{
h->plt.offset = -1;
data->splt->size -= 4;
*data->again = TRUE;
}
}
return TRUE;
}
/* A subroutine of rl78_elf_relax_section. If the global symbol H
previously had a plt entry, give it a new entry offset. */
static bfd_boolean
rl78_relax_plt_realloc (struct elf_link_hash_entry *h, void * xdata)
{
bfd_vma *entry = (bfd_vma *) xdata;
if (h->plt.offset != (bfd_vma) -1)
{
h->plt.offset = *entry;
*entry += 4;
}
return TRUE;
}
static bfd_boolean
rl78_elf_relax_plt_section (bfd *dynobj,
asection *splt,
struct bfd_link_info *info,
bfd_boolean *again)
{
struct relax_plt_data relax_plt_data;
bfd *ibfd;
/* Assume nothing changes. */
*again = FALSE;
if (bfd_link_relocatable (info))
return TRUE;
/* We only relax the .plt section at the moment. */
if (dynobj != elf_hash_table (info)->dynobj
|| strcmp (splt->name, ".plt") != 0)
return TRUE;
/* Quick check for an empty plt. */
if (splt->size == 0)
return TRUE;
/* Map across all global symbols; see which ones happen to
fall in the low 64k. */
relax_plt_data.splt = splt;
relax_plt_data.again = again;
elf_link_hash_traverse (elf_hash_table (info), rl78_relax_plt_check,
&relax_plt_data);
/* Likewise for local symbols, though that's somewhat less convenient
as we have to walk the list of input bfds and swap in symbol data. */
for (ibfd = info->input_bfds; ibfd ; ibfd = ibfd->link.next)
{
bfd_vma *local_plt_offsets = elf_local_got_offsets (ibfd);
Elf_Internal_Shdr *symtab_hdr;
Elf_Internal_Sym *isymbuf = NULL;
unsigned int idx;
if (! local_plt_offsets)
continue;
symtab_hdr = &elf_tdata (ibfd)->symtab_hdr;
if (symtab_hdr->sh_info != 0)
{
isymbuf = (Elf_Internal_Sym *) symtab_hdr->contents;
if (isymbuf == NULL)
isymbuf = bfd_elf_get_elf_syms (ibfd, symtab_hdr,
symtab_hdr->sh_info, 0,
NULL, NULL, NULL);
if (isymbuf == NULL)
return FALSE;
}
for (idx = 0; idx < symtab_hdr->sh_info; ++idx)
{
Elf_Internal_Sym *isym;
asection *tsec;
bfd_vma address;
if (local_plt_offsets[idx] == (bfd_vma) -1)
continue;
isym = &isymbuf[idx];
if (isym->st_shndx == SHN_UNDEF)
continue;
else if (isym->st_shndx == SHN_ABS)
tsec = bfd_abs_section_ptr;
else if (isym->st_shndx == SHN_COMMON)
tsec = bfd_com_section_ptr;
else
tsec = bfd_section_from_elf_index (ibfd, isym->st_shndx);
address = (tsec->output_section->vma
+ tsec->output_offset
+ isym->st_value);
if (valid_16bit_address (address))
{
local_plt_offsets[idx] = -1;
splt->size -= 4;
*again = TRUE;
}
}
if (isymbuf != NULL
&& symtab_hdr->contents != (unsigned char *) isymbuf)
{
if (! info->keep_memory)
free (isymbuf);
else
{
/* Cache the symbols for elf_link_input_bfd. */
symtab_hdr->contents = (unsigned char *) isymbuf;
}
}
}
/* If we changed anything, walk the symbols again to reallocate
.plt entry addresses. */
if (*again && splt->size > 0)
{
bfd_vma entry = 0;
elf_link_hash_traverse (elf_hash_table (info),
rl78_relax_plt_realloc, &entry);
for (ibfd = info->input_bfds; ibfd ; ibfd = ibfd->link.next)
{
bfd_vma *local_plt_offsets = elf_local_got_offsets (ibfd);
unsigned int nlocals = elf_tdata (ibfd)->symtab_hdr.sh_info;
unsigned int idx;
if (! local_plt_offsets)
continue;
for (idx = 0; idx < nlocals; ++idx)
if (local_plt_offsets[idx] != (bfd_vma) -1)
{
local_plt_offsets[idx] = entry;
entry += 4;
}
}
}
return TRUE;
}
/* Delete some bytes from a section while relaxing. */
static bfd_boolean
elf32_rl78_relax_delete_bytes (bfd *abfd, asection *sec, bfd_vma addr, int count,
Elf_Internal_Rela *alignment_rel, int force_snip)
{
Elf_Internal_Shdr * symtab_hdr;
unsigned int sec_shndx;
bfd_byte * contents;
Elf_Internal_Rela * irel;
Elf_Internal_Rela * irelend;
Elf_Internal_Sym * isym;
Elf_Internal_Sym * isymend;
bfd_vma toaddr;
unsigned int symcount;
struct elf_link_hash_entry ** sym_hashes;
struct elf_link_hash_entry ** end_hashes;
if (!alignment_rel)
force_snip = 1;
sec_shndx = _bfd_elf_section_from_bfd_section (abfd, sec);
contents = elf_section_data (sec)->this_hdr.contents;
/* The deletion must stop at the next alignment boundary, if
ALIGNMENT_REL is non-NULL. */
toaddr = sec->size;
if (alignment_rel)
toaddr = alignment_rel->r_offset;
irel = elf_section_data (sec)->relocs;
if (irel == NULL)
{
_bfd_elf_link_read_relocs (sec->owner, sec, NULL, NULL, TRUE);
irel = elf_section_data (sec)->relocs;
}
irelend = irel + sec->reloc_count;
/* Actually delete the bytes. */
memmove (contents + addr, contents + addr + count,
(size_t) (toaddr - addr - count));
/* If we don't have an alignment marker to worry about, we can just
shrink the section. Otherwise, we have to fill in the newly
created gap with NOP insns (0x03). */
if (force_snip)
sec->size -= count;
else
memset (contents + toaddr - count, 0x03, count);
/* Adjust all the relocs. */
for (; irel && irel < irelend; irel++)
{
/* Get the new reloc address. */
if (irel->r_offset > addr
&& (irel->r_offset < toaddr
|| (force_snip && irel->r_offset == toaddr)))
irel->r_offset -= count;
/* If we see an ALIGN marker at the end of the gap, we move it
to the beginning of the gap, since marking these gaps is what
they're for. */
if (irel->r_offset == toaddr
&& ELF32_R_TYPE (irel->r_info) == R_RL78_RH_RELAX
&& irel->r_addend & RL78_RELAXA_ALIGN)
irel->r_offset -= count;
}
/* Adjust the local symbols defined in this section. */
symtab_hdr = &elf_tdata (abfd)->symtab_hdr;
isym = (Elf_Internal_Sym *) symtab_hdr->contents;
isymend = isym + symtab_hdr->sh_info;
for (; isym < isymend; isym++)
{
/* If the symbol is in the range of memory we just moved, we
have to adjust its value. */
if (isym->st_shndx == sec_shndx
&& isym->st_value > addr
&& isym->st_value < toaddr)
isym->st_value -= count;
/* If the symbol *spans* the bytes we just deleted (i.e. it's
*end* is in the moved bytes but it's *start* isn't), then we
must adjust its size. */
if (isym->st_shndx == sec_shndx
&& isym->st_value < addr
&& isym->st_value + isym->st_size > addr
&& isym->st_value + isym->st_size < toaddr)
isym->st_size -= count;
}
/* Now adjust the global symbols defined in this section. */
symcount = (symtab_hdr->sh_size / sizeof (Elf32_External_Sym)
- symtab_hdr->sh_info);
sym_hashes = elf_sym_hashes (abfd);
end_hashes = sym_hashes + symcount;
for (; sym_hashes < end_hashes; sym_hashes++)
{
struct elf_link_hash_entry *sym_hash = *sym_hashes;
if ((sym_hash->root.type == bfd_link_hash_defined
|| sym_hash->root.type == bfd_link_hash_defweak)
&& sym_hash->root.u.def.section == sec)
{
/* As above, adjust the value if needed. */
if (sym_hash->root.u.def.value > addr
&& sym_hash->root.u.def.value < toaddr)
sym_hash->root.u.def.value -= count;
/* As above, adjust the size if needed. */
if (sym_hash->root.u.def.value < addr
&& sym_hash->root.u.def.value + sym_hash->size > addr
&& sym_hash->root.u.def.value + sym_hash->size < toaddr)
sym_hash->size -= count;
}
}
return TRUE;
}
/* Used to sort relocs by address. If relocs have the same address,
we maintain their relative order, except that R_RL78_RH_RELAX
alignment relocs must be the first reloc for any given address. */
static void
reloc_bubblesort (Elf_Internal_Rela * r, int count)
{
int i;
bfd_boolean again;
bfd_boolean swappit;
/* This is almost a classic bubblesort. It's the slowest sort, but
we're taking advantage of the fact that the relocations are
mostly in order already (the assembler emits them that way) and
we need relocs with the same address to remain in the same
relative order. */
again = TRUE;
while (again)
{
again = FALSE;
for (i = 0; i < count - 1; i ++)
{
if (r[i].r_offset > r[i + 1].r_offset)
swappit = TRUE;
else if (r[i].r_offset < r[i + 1].r_offset)
swappit = FALSE;
else if (ELF32_R_TYPE (r[i + 1].r_info) == R_RL78_RH_RELAX
&& (r[i + 1].r_addend & RL78_RELAXA_ALIGN))
swappit = TRUE;
else if (ELF32_R_TYPE (r[i + 1].r_info) == R_RL78_RH_RELAX
&& (r[i + 1].r_addend & RL78_RELAXA_ELIGN)
&& !(ELF32_R_TYPE (r[i].r_info) == R_RL78_RH_RELAX
&& (r[i].r_addend & RL78_RELAXA_ALIGN)))
swappit = TRUE;
else
swappit = FALSE;
if (swappit)
{
Elf_Internal_Rela tmp;
tmp = r[i];
r[i] = r[i + 1];
r[i + 1] = tmp;
/* If we do move a reloc back, re-scan to see if it
needs to be moved even further back. This avoids
most of the O(n^2) behavior for our cases. */
if (i > 0)
i -= 2;
again = TRUE;
}
}
}
}
#define OFFSET_FOR_RELOC(rel, lrel, scale) \
rl78_offset_for_reloc (abfd, rel + 1, symtab_hdr, shndx_buf, intsyms, \
lrel, abfd, sec, link_info, scale)
static bfd_vma
rl78_offset_for_reloc (bfd * abfd,
Elf_Internal_Rela * rel,
Elf_Internal_Shdr * symtab_hdr,
Elf_External_Sym_Shndx * shndx_buf ATTRIBUTE_UNUSED,
Elf_Internal_Sym * intsyms,
Elf_Internal_Rela ** lrel,
bfd * input_bfd,
asection * input_section,
struct bfd_link_info * info,
int * scale)
{
bfd_vma symval;
*scale = 1;
/* REL is the first of 1..N relocations. We compute the symbol
value for each relocation, then combine them if needed. LREL
gets a pointer to the last relocation used. */
while (1)
{
unsigned long r_type;
/* Get the value of the symbol referred to by the reloc. */
if (ELF32_R_SYM (rel->r_info) < symtab_hdr->sh_info)
{
/* A local symbol. */
Elf_Internal_Sym *isym;
asection *ssec;
isym = intsyms + ELF32_R_SYM (rel->r_info);
if (isym->st_shndx == SHN_UNDEF)
ssec = bfd_und_section_ptr;
else if (isym->st_shndx == SHN_ABS)
ssec = bfd_abs_section_ptr;
else if (isym->st_shndx == SHN_COMMON)
ssec = bfd_com_section_ptr;
else
ssec = bfd_section_from_elf_index (abfd,
isym->st_shndx);
/* Initial symbol value. */
symval = isym->st_value;
/* GAS may have made this symbol relative to a section, in
which case, we have to add the addend to find the
symbol. */
if (ELF_ST_TYPE (isym->st_info) == STT_SECTION)
symval += rel->r_addend;
if (ssec)
{
if ((ssec->flags & SEC_MERGE)
&& ssec->sec_info_type == SEC_INFO_TYPE_MERGE)
symval = _bfd_merged_section_offset (abfd, & ssec,
elf_section_data (ssec)->sec_info,
symval);
}
/* Now make the offset relative to where the linker is putting it. */
if (ssec)
symval +=
ssec->output_section->vma + ssec->output_offset;
symval += rel->r_addend;
}
else
{
unsigned long indx;
struct elf_link_hash_entry * h;
/* An external symbol. */
indx = ELF32_R_SYM (rel->r_info) - symtab_hdr->sh_info;
h = elf_sym_hashes (abfd)[indx];
BFD_ASSERT (h != NULL);
if (h->root.type != bfd_link_hash_defined
&& h->root.type != bfd_link_hash_defweak)
{
/* This appears to be a reference to an undefined
symbol. Just ignore it--it will be caught by the
regular reloc processing. */
if (lrel)
*lrel = rel;
return 0;
}
symval = (h->root.u.def.value
+ h->root.u.def.section->output_section->vma
+ h->root.u.def.section->output_offset);
symval += rel->r_addend;
}
r_type = ELF32_R_TYPE (rel->r_info);
switch (r_type)
{
case R_RL78_SYM:
(void) rl78_compute_complex_reloc (r_type, symval, input_section);
break;
case R_RL78_OPromtop:
symval = get_romstart (info, input_bfd, input_section, rel->r_offset);
(void) rl78_compute_complex_reloc (r_type, symval, input_section);
break;
case R_RL78_OPramtop:
symval = get_ramstart (info, input_bfd, input_section, rel->r_offset);
(void) rl78_compute_complex_reloc (r_type, symval, input_section);
break;
case R_RL78_OPneg:
case R_RL78_OPadd:
case R_RL78_OPsub:
case R_RL78_OPmul:
case R_RL78_OPdiv:
case R_RL78_OPshla:
case R_RL78_OPshra:
case R_RL78_OPsctsize:
case R_RL78_OPscttop:
case R_RL78_OPand:
case R_RL78_OPor:
case R_RL78_OPxor:
case R_RL78_OPnot:
case R_RL78_OPmod:
(void) rl78_compute_complex_reloc (r_type, 0, input_section);
break;
case R_RL78_DIR16UL:
case R_RL78_DIR8UL:
case R_RL78_ABS16UL:
case R_RL78_ABS8UL:
*scale = 4;
goto reloc_computes_value;
case R_RL78_DIR16UW:
case R_RL78_DIR8UW:
case R_RL78_ABS16UW:
case R_RL78_ABS8UW:
*scale = 2;
goto reloc_computes_value;
default:
reloc_computes_value:
symval = rl78_compute_complex_reloc (r_type, symval, input_section);
/* Fall through. */
case R_RL78_DIR32:
case R_RL78_DIR24S:
case R_RL78_DIR16:
case R_RL78_DIR16U:
case R_RL78_DIR16S:
case R_RL78_DIR24S_PCREL:
case R_RL78_DIR16S_PCREL:
case R_RL78_DIR8S_PCREL:
if (lrel)
*lrel = rel;
return symval;
}
rel ++;
}
}
struct {
int prefix; /* or -1 for "no prefix" */
int insn; /* or -1 for "end of list" */
int insn_for_saddr; /* or -1 for "no alternative" */
int insn_for_sfr; /* or -1 for "no alternative" */
} relax_addr16[] = {
{ -1, 0x02, 0x06, -1 }, /* ADDW AX, !addr16 */
{ -1, 0x22, 0x26, -1 }, /* SUBW AX, !addr16 */
{ -1, 0x42, 0x46, -1 }, /* CMPW AX, !addr16 */
{ -1, 0x40, 0x4a, -1 }, /* CMP !addr16, #byte */
{ -1, 0x0f, 0x0b, -1 }, /* ADD A, !addr16 */
{ -1, 0x1f, 0x1b, -1 }, /* ADDC A, !addr16 */
{ -1, 0x2f, 0x2b, -1 }, /* SUB A, !addr16 */
{ -1, 0x3f, 0x3b, -1 }, /* SUBC A, !addr16 */
{ -1, 0x4f, 0x4b, -1 }, /* CMP A, !addr16 */
{ -1, 0x5f, 0x5b, -1 }, /* AND A, !addr16 */
{ -1, 0x6f, 0x6b, -1 }, /* OR A, !addr16 */
{ -1, 0x7f, 0x7b, -1 }, /* XOR A, !addr16 */
{ -1, 0x8f, 0x8d, 0x8e }, /* MOV A, !addr16 */
{ -1, 0x9f, 0x9d, 0x9e }, /* MOV !addr16, A */
{ -1, 0xaf, 0xad, 0xae }, /* MOVW AX, !addr16 */
{ -1, 0xbf, 0xbd, 0xbe }, /* MOVW !addr16, AX */
{ -1, 0xcf, 0xcd, 0xce }, /* MOVW !addr16, #word */
{ -1, 0xa0, 0xa4, -1 }, /* INC !addr16 */
{ -1, 0xa2, 0xa6, -1 }, /* INCW !addr16 */
{ -1, 0xb0, 0xb4, -1 }, /* DEC !addr16 */
{ -1, 0xb2, 0xb6, -1 }, /* DECW !addr16 */
{ -1, 0xd5, 0xd4, -1 }, /* CMP0 !addr16 */
{ -1, 0xe5, 0xe4, -1 }, /* ONEB !addr16 */
{ -1, 0xf5, 0xf4, -1 }, /* CLRB !addr16 */
{ -1, 0xd9, 0xd8, -1 }, /* MOV X, !addr16 */
{ -1, 0xe9, 0xe8, -1 }, /* MOV B, !addr16 */
{ -1, 0xf9, 0xf8, -1 }, /* MOV C, !addr16 */
{ -1, 0xdb, 0xda, -1 }, /* MOVW BC, !addr16 */
{ -1, 0xeb, 0xea, -1 }, /* MOVW DE, !addr16 */
{ -1, 0xfb, 0xfa, -1 }, /* MOVW HL, !addr16 */
{ 0x61, 0xaa, 0xa8, -1 }, /* XCH A, !addr16 */
{ 0x71, 0x00, 0x02, 0x0a }, /* SET1 !addr16.0 */
{ 0x71, 0x10, 0x12, 0x1a }, /* SET1 !addr16.0 */
{ 0x71, 0x20, 0x22, 0x2a }, /* SET1 !addr16.0 */
{ 0x71, 0x30, 0x32, 0x3a }, /* SET1 !addr16.0 */
{ 0x71, 0x40, 0x42, 0x4a }, /* SET1 !addr16.0 */
{ 0x71, 0x50, 0x52, 0x5a }, /* SET1 !addr16.0 */
{ 0x71, 0x60, 0x62, 0x6a }, /* SET1 !addr16.0 */
{ 0x71, 0x70, 0x72, 0x7a }, /* SET1 !addr16.0 */
{ 0x71, 0x08, 0x03, 0x0b }, /* CLR1 !addr16.0 */
{ 0x71, 0x18, 0x13, 0x1b }, /* CLR1 !addr16.0 */
{ 0x71, 0x28, 0x23, 0x2b }, /* CLR1 !addr16.0 */
{ 0x71, 0x38, 0x33, 0x3b }, /* CLR1 !addr16.0 */
{ 0x71, 0x48, 0x43, 0x4b }, /* CLR1 !addr16.0 */
{ 0x71, 0x58, 0x53, 0x5b }, /* CLR1 !addr16.0 */
{ 0x71, 0x68, 0x63, 0x6b }, /* CLR1 !addr16.0 */
{ 0x71, 0x78, 0x73, 0x7b }, /* CLR1 !addr16.0 */
{ -1, -1, -1, -1 }
};
/* Relax one section. */
static bfd_boolean
rl78_elf_relax_section
(bfd * abfd,
asection * sec,
struct bfd_link_info * link_info,
bfd_boolean * again)
{
Elf_Internal_Shdr * symtab_hdr;
Elf_Internal_Shdr * shndx_hdr;
Elf_Internal_Rela * internal_relocs;
Elf_Internal_Rela * free_relocs = NULL;
Elf_Internal_Rela * irel;
Elf_Internal_Rela * srel;
Elf_Internal_Rela * irelend;
Elf_Internal_Rela * next_alignment;
bfd_byte * contents = NULL;
bfd_byte * free_contents = NULL;
Elf_Internal_Sym * intsyms = NULL;
Elf_Internal_Sym * free_intsyms = NULL;
Elf_External_Sym_Shndx * shndx_buf = NULL;
bfd_vma pc;
bfd_vma symval ATTRIBUTE_UNUSED = 0;
int pcrel ATTRIBUTE_UNUSED = 0;
int code ATTRIBUTE_UNUSED = 0;
int section_alignment_glue;
int scale;
if (abfd == elf_hash_table (link_info)->dynobj
&& strcmp (sec->name, ".plt") == 0)
return rl78_elf_relax_plt_section (abfd, sec, link_info, again);
/* Assume nothing changes. */
*again = FALSE;
/* We don't have to do anything for a relocatable link, if
this section does not have relocs, or if this is not a
code section. */
if (bfd_link_relocatable (link_info)
|| (sec->flags & SEC_RELOC) == 0
|| sec->reloc_count == 0
|| (sec->flags & SEC_CODE) == 0)
return TRUE;
symtab_hdr = & elf_symtab_hdr (abfd);
if (elf_symtab_shndx_list (abfd))
shndx_hdr = & elf_symtab_shndx_list (abfd)->hdr;
else
shndx_hdr = NULL;
/* Get the section contents. */
if (elf_section_data (sec)->this_hdr.contents != NULL)
contents = elf_section_data (sec)->this_hdr.contents;
/* Go get them off disk. */
else
{
if (! bfd_malloc_and_get_section (abfd, sec, &contents))
goto error_return;
elf_section_data (sec)->this_hdr.contents = contents;
}
/* Read this BFD's symbols. */
/* Get cached copy if it exists. */
if (symtab_hdr->contents != NULL)
intsyms = (Elf_Internal_Sym *) symtab_hdr->contents;
else
{
intsyms = bfd_elf_get_elf_syms (abfd, symtab_hdr, symtab_hdr->sh_info, 0, NULL, NULL, NULL);
symtab_hdr->contents = (bfd_byte *) intsyms;
}
if (shndx_hdr && shndx_hdr->sh_size != 0)
{
bfd_size_type amt;
amt = symtab_hdr->sh_info;
amt *= sizeof (Elf_External_Sym_Shndx);
shndx_buf = (Elf_External_Sym_Shndx *) bfd_malloc (amt);
if (shndx_buf == NULL)
goto error_return;
if (bfd_seek (abfd, shndx_hdr->sh_offset, SEEK_SET) != 0
|| bfd_bread (shndx_buf, amt, abfd) != amt)
goto error_return;
shndx_hdr->contents = (bfd_byte *) shndx_buf;
}
/* Get a copy of the native relocations. */
internal_relocs = (_bfd_elf_link_read_relocs
(abfd, sec, NULL, (Elf_Internal_Rela *) NULL,
link_info->keep_memory));
if (internal_relocs == NULL)
goto error_return;
if (! link_info->keep_memory)
free_relocs = internal_relocs;
/* The RL_ relocs must be just before the operand relocs they go
with, so we must sort them to guarantee this. We use bubblesort
instead of qsort so we can guarantee that relocs with the same
address remain in the same relative order. */
reloc_bubblesort (internal_relocs, sec->reloc_count);
/* Walk through them looking for relaxing opportunities. */
irelend = internal_relocs + sec->reloc_count;
/* This will either be NULL or a pointer to the next alignment
relocation. */
next_alignment = internal_relocs;
/* We calculate worst case shrinkage caused by alignment directives.
No fool-proof, but better than either ignoring the problem or
doing heavy duty analysis of all the alignment markers in all
input sections. */
section_alignment_glue = 0;
for (irel = internal_relocs; irel < irelend; irel++)
if (ELF32_R_TYPE (irel->r_info) == R_RL78_RH_RELAX
&& irel->r_addend & RL78_RELAXA_ALIGN)
{
int this_glue = 1 << (irel->r_addend & RL78_RELAXA_ANUM);
if (section_alignment_glue < this_glue)
section_alignment_glue = this_glue;
}
/* Worst case is all 0..N alignments, in order, causing 2*N-1 byte
shrinkage. */
section_alignment_glue *= 2;
for (irel = internal_relocs; irel < irelend; irel++)
{
unsigned char *insn;
int nrelocs;
/* The insns we care about are all marked with one of these. */
if (ELF32_R_TYPE (irel->r_info) != R_RL78_RH_RELAX)
continue;
if (irel->r_addend & RL78_RELAXA_ALIGN
|| next_alignment == internal_relocs)
{
/* When we delete bytes, we need to maintain all the alignments
indicated. In addition, we need to be careful about relaxing
jumps across alignment boundaries - these displacements
*grow* when we delete bytes. For now, don't shrink
displacements across an alignment boundary, just in case.
Note that this only affects relocations to the same
section. */
next_alignment += 2;
while (next_alignment < irelend
&& (ELF32_R_TYPE (next_alignment->r_info) != R_RL78_RH_RELAX
|| !(next_alignment->r_addend & RL78_RELAXA_ELIGN)))
next_alignment ++;
if (next_alignment >= irelend || next_alignment->r_offset == 0)
next_alignment = NULL;
}
/* When we hit alignment markers, see if we've shrunk enough
before them to reduce the gap without violating the alignment
requirements. */
if (irel->r_addend & RL78_RELAXA_ALIGN)
{
/* At this point, the next relocation *should* be the ELIGN
end marker. */
Elf_Internal_Rela *erel = irel + 1;
unsigned int alignment, nbytes;
if (ELF32_R_TYPE (erel->r_info) != R_RL78_RH_RELAX)
continue;
if (!(erel->r_addend & RL78_RELAXA_ELIGN))
continue;
alignment = 1 << (irel->r_addend & RL78_RELAXA_ANUM);
if (erel->r_offset - irel->r_offset < alignment)
continue;
nbytes = erel->r_offset - irel->r_offset;
nbytes /= alignment;
nbytes *= alignment;
elf32_rl78_relax_delete_bytes (abfd, sec, erel->r_offset - nbytes, nbytes,
next_alignment, erel->r_offset == sec->size);
*again = TRUE;
continue;
}
if (irel->r_addend & RL78_RELAXA_ELIGN)
continue;
insn = contents + irel->r_offset;
nrelocs = irel->r_addend & RL78_RELAXA_RNUM;
/* At this point, we have an insn that is a candidate for linker
relaxation. There are NRELOCS relocs following that may be
relaxed, although each reloc may be made of more than one
reloc entry (such as gp-rel symbols). */
/* Get the value of the symbol referred to by the reloc. Just
in case this is the last reloc in the list, use the RL's
addend to choose between this reloc (no addend) or the next
(yes addend, which means at least one following reloc). */
/* srel points to the "current" reloction for this insn -
actually the last reloc for a given operand, which is the one
we need to update. We check the relaxations in the same
order that the relocations happen, so we'll just push it
along as we go. */
srel = irel;
pc = sec->output_section->vma + sec->output_offset
+ srel->r_offset;
#define GET_RELOC \
BFD_ASSERT (nrelocs > 0); \
symval = OFFSET_FOR_RELOC (srel, &srel, &scale); \
pcrel = symval - pc + srel->r_addend; \
nrelocs --;
#define SNIPNR(offset, nbytes) \
elf32_rl78_relax_delete_bytes (abfd, sec, (insn - contents) + offset, nbytes, next_alignment, 0);
#define SNIP(offset, nbytes, newtype) \
SNIPNR (offset, nbytes); \
srel->r_info = ELF32_R_INFO (ELF32_R_SYM (srel->r_info), newtype)
/* The order of these bit tests must match the order that the
relocs appear in. Since we sorted those by offset, we can
predict them. */
/*----------------------------------------------------------------------*/
/* EF ad BR $rel8 pcrel
ED al ah BR !abs16 abs
EE al ah BR $!rel16 pcrel
EC al ah as BR !!abs20 abs
FD al ah CALL !abs16 abs
FE al ah CALL $!rel16 pcrel
FC al ah as CALL !!abs20 abs
DC ad BC $rel8
DE ad BNC $rel8
DD ad BZ $rel8
DF ad BNZ $rel8
61 C3 ad BH $rel8
61 D3 ad BNH $rel8
61 C8 EF ad SKC ; BR $rel8
61 D8 EF ad SKNC ; BR $rel8
61 E8 EF ad SKZ ; BR $rel8
61 F8 EF ad SKNZ ; BR $rel8
61 E3 EF ad SKH ; BR $rel8
61 F3 EF ad SKNH ; BR $rel8
*/
if ((irel->r_addend & RL78_RELAXA_MASK) == RL78_RELAXA_BRA)
{
/* SKIP opcodes that skip non-branches will have a relax tag
but no corresponding symbol to relax against; we just
skip those. */
if (irel->r_addend & RL78_RELAXA_RNUM)
{
GET_RELOC;
}
switch (insn[0])
{
case 0xdc: /* BC */
case 0xdd: /* BZ */
case 0xde: /* BNC */
case 0xdf: /* BNZ */
if (insn[1] == 0x03 && insn[2] == 0xee /* BR */
&& (srel->r_offset - irel->r_offset) > 1) /* a B<c> without its own reloc */
{
/* This is a "long" conditional as generated by gas:
DC 03 EE ad.dr */
if (pcrel < 127
&& pcrel > -127)
{
insn[0] ^= 0x02; /* invert conditional */
SNIPNR (4, 1);
SNIP (1, 2, R_RL78_DIR8S_PCREL);
insn[1] = pcrel;
*again = TRUE;
}
}
break;
case 0xec: /* BR !!abs20 */
if (pcrel < 127
&& pcrel > -127)
{
insn[0] = 0xef;
insn[1] = pcrel;
SNIP (2, 2, R_RL78_DIR8S_PCREL);
*again = TRUE;
}
else if (symval < 65536)
{
insn[0] = 0xed;
insn[1] = symval & 0xff;
insn[2] = symval >> 8;
SNIP (2, 1, R_RL78_DIR16U);
*again = TRUE;
}
else if (pcrel < 32767
&& pcrel > -32767)
{
insn[0] = 0xee;
insn[1] = pcrel & 0xff;
insn[2] = pcrel >> 8;
SNIP (2, 1, R_RL78_DIR16S_PCREL);
*again = TRUE;
}
break;
case 0xee: /* BR $!pcrel16 */
case 0xed: /* BR $!abs16 */
if (pcrel < 127
&& pcrel > -127)
{
insn[0] = 0xef;
insn[1] = pcrel;
SNIP (2, 1, R_RL78_DIR8S_PCREL);
*again = TRUE;
}
break;
case 0xfc: /* CALL !!abs20 */
if (symval < 65536)
{
insn[0] = 0xfd;
insn[1] = symval & 0xff;
insn[2] = symval >> 8;
SNIP (2, 1, R_RL78_DIR16U);
*again = TRUE;
}
else if (pcrel < 32767
&& pcrel > -32767)
{
insn[0] = 0xfe;
insn[1] = pcrel & 0xff;
insn[2] = pcrel >> 8;
SNIP (2, 1, R_RL78_DIR16S_PCREL);
*again = TRUE;
}
break;
case 0x61: /* PREFIX */
/* For SKIP/BR, we change the BR opcode and delete the
SKIP. That way, we don't have to find and change the
relocation for the BR. */
/* Note that, for the case where we're skipping some
other insn, we have no "other" reloc but that's safe
here anyway. */
switch (insn[1])
{
case 0xd3: /* BNH */
case 0xc3: /* BH */
if (insn[2] == 0x03 && insn[3] == 0xee
&& (srel->r_offset - irel->r_offset) > 2) /* a B<c> without its own reloc */
{
/* Another long branch by gas:
61 D3 03 EE ad.dr */
if (pcrel < 127
&& pcrel > -127)
{
insn[1] ^= 0x10; /* invert conditional */
SNIPNR (5, 1);
SNIP (2, 2, R_RL78_DIR8S_PCREL);
insn[2] = pcrel;
*again = TRUE;
}
}
break;
case 0xc8: /* SKC */
if (insn[2] == 0xef)
{
insn[2] = 0xde; /* BNC */
SNIPNR (0, 2);
}
break;
case 0xd8: /* SKNC */
if (insn[2] == 0xef)
{
insn[2] = 0xdc; /* BC */
SNIPNR (0, 2);
}
break;
case 0xe8: /* SKZ */
if (insn[2] == 0xef)
{
insn[2] = 0xdf; /* BNZ */
SNIPNR (0, 2);
}
break;
case 0xf8: /* SKNZ */
if (insn[2] == 0xef)
{
insn[2] = 0xdd; /* BZ */
SNIPNR (0, 2);
}
break;
case 0xe3: /* SKH */
if (insn[2] == 0xef)
{
insn[2] = 0xd3; /* BNH */
SNIPNR (1, 1); /* we reuse the 0x61 prefix from the SKH */
}
break;
case 0xf3: /* SKNH */
if (insn[2] == 0xef)
{
insn[2] = 0xc3; /* BH */
SNIPNR (1, 1); /* we reuse the 0x61 prefix from the SKH */
}
break;
}
break;
}
}
if ((irel->r_addend & RL78_RELAXA_MASK) == RL78_RELAXA_ADDR16
&& nrelocs > 0)
{
/*----------------------------------------------------------------------*/
/* Some insns have both a 16-bit address operand and an 8-bit
variant if the address is within a special range:
Address 16-bit operand SADDR range SFR range
FFF00-FFFFF 0xff00-0xffff 0x00-0xff
FFE20-FFF1F 0xfe20-0xff1f 0x00-0xff
The RELAX_ADDR16[] array has the insn encodings for the
16-bit operand version, as well as the SFR and SADDR
variants. We only need to replace the encodings and
adjust the operand.
Note: we intentionally do not attempt to decode and skip
any ES: prefix, as adding ES: means the addr16 (likely)
no longer points to saddr/sfr space.
*/
int is_sfr;
int is_saddr;
int idx;
int poff;
GET_RELOC;
if (0xffe20 <= symval && symval <= 0xfffff)
{
is_saddr = (0xffe20 <= symval && symval <= 0xfff1f);
is_sfr = (0xfff00 <= symval && symval <= 0xfffff);
for (idx = 0; relax_addr16[idx].insn != -1; idx ++)
{
if (relax_addr16[idx].prefix != -1
&& insn[0] == relax_addr16[idx].prefix
&& insn[1] == relax_addr16[idx].insn)
{
poff = 1;
}
else if (relax_addr16[idx].prefix == -1
&& insn[0] == relax_addr16[idx].insn)
{
poff = 0;
}
else
continue;
/* We have a matched insn, and poff is 0 or 1 depending
on the base pattern size. */
if (is_sfr && relax_addr16[idx].insn_for_sfr != -1)
{
insn[poff] = relax_addr16[idx].insn_for_sfr;
SNIP (poff+2, 1, R_RL78_RH_SFR);
}
else if (is_saddr && relax_addr16[idx].insn_for_saddr != -1)
{
insn[poff] = relax_addr16[idx].insn_for_saddr;
SNIP (poff+2, 1, R_RL78_RH_SADDR);
}
}
}
}
/*----------------------------------------------------------------------*/
}
return TRUE;
error_return:
if (free_relocs != NULL)
free (free_relocs);
if (free_contents != NULL)
free (free_contents);
if (shndx_buf != NULL)
{
shndx_hdr->contents = NULL;
free (shndx_buf);
}
if (free_intsyms != NULL)
free (free_intsyms);
return TRUE;
}
#define ELF_ARCH bfd_arch_rl78
#define ELF_MACHINE_CODE EM_RL78
#define ELF_MAXPAGESIZE 0x1000
#define TARGET_LITTLE_SYM rl78_elf32_vec
#define TARGET_LITTLE_NAME "elf32-rl78"
#define elf_info_to_howto_rel NULL
#define elf_info_to_howto rl78_info_to_howto_rela
#define elf_backend_object_p rl78_elf_object_p
#define elf_backend_relocate_section rl78_elf_relocate_section
#define elf_symbol_leading_char ('_')
#define elf_backend_can_gc_sections 1
#define bfd_elf32_bfd_reloc_type_lookup rl78_reloc_type_lookup
#define bfd_elf32_bfd_reloc_name_lookup rl78_reloc_name_lookup
#define bfd_elf32_bfd_set_private_flags rl78_elf_set_private_flags
#define bfd_elf32_bfd_merge_private_bfd_data rl78_elf_merge_private_bfd_data
#define bfd_elf32_bfd_print_private_bfd_data rl78_elf_print_private_bfd_data
#define bfd_elf32_bfd_relax_section rl78_elf_relax_section
#define elf_backend_check_relocs rl78_elf_check_relocs
#define elf_backend_always_size_sections \
rl78_elf_always_size_sections
#define elf_backend_finish_dynamic_sections \
rl78_elf_finish_dynamic_sections
#include "elf32-target.h"
|