From 00416c6ed6b354207787df2ac7a6b1e8ad11fece Mon Sep 17 00:00:00 2001
From: Stephane Carrez <stcarrez@nerim.fr>
Date: Sat, 1 Mar 2003 16:00:09 +0000
Subject: 	* interp.c (sim_fetch_register): Only store a single byte for 
 1 byte registers.

---
 sim/m68hc11/ChangeLog | 5 +++++
 1 file changed, 5 insertions(+)

(limited to 'sim/m68hc11/ChangeLog')

diff --git a/sim/m68hc11/ChangeLog b/sim/m68hc11/ChangeLog
index 325b887..21957ef 100644
--- a/sim/m68hc11/ChangeLog
+++ b/sim/m68hc11/ChangeLog
@@ -1,3 +1,8 @@
+2003-03-01  Stephane Carrez  <stcarrez@nerim.fr>
+
+	* interp.c (sim_fetch_register): Only store a single byte for
+	1 byte registers.
+
 2003-02-27  Andrew Cagney  <cagney@redhat.com>
 
 	* interp.c (sim_prepare_for_program, sim_open)
-- 
cgit v1.1