From 4449c81a85eef44b10532032207e8db5858c00ee Mon Sep 17 00:00:00 2001
From: David Faust <david.faust@oracle.com>
Date: Wed, 26 Aug 2020 15:39:00 +0200
Subject: bpf: add xBPF ISA

This patch adds support for xBPF, another ISA targetting the BPF
virtual architecture. For now, the primary difference between eBPF
and xBPF is that xBPF supports indirect calls through the
'call %reg' form of the call instruction.

bfd/
	* archures.c (bfd_mach_xbpf): Define.
	* bfd-in2.h: Regenerate.
	* cpu-bpf.c (bfd_xbpf_arch) New.
	(bfd_bpf_arch) Update next in list field to point to xbpf arch.

cpu/
	* bpf.cpu (arch bpf): Add xbpf mach and isas.
	(define-xbpf-isa) New pmacro.
	(all-isas) Add xbpfle,xbpfbe.
	(endian-isas): New pmacro.
	(mach xbpf): New.
	(model xbpf-def): Likewise.
	(h-gpr): Add xbpf mach.
	(f-dstle, f-srcle, dstle, srcle): Add xbpfle isa.
	(f-dstbe, f-srcbe, dstbe, srcbe): Add xbpfbe isa.
	(define-alu-insn-un): Use new endian-isas pmacro.
	(define-alu-insn-bin, define-alu-insn-mov): Likewise.
	(define-endian-insn, define-lddw): Likewise.
	(dlind, dxli, dxsi, dsti): Likewise.
	(define-cond-jump-insn, define-call-insn): Likewise.
	(define-atomic-insns): Likewise.

gas/
	* config/tc-bpf.c: Add option -mxbpf to select xbpf isa.
	* testsuite/gas/bpf/indcall-1.d: New file.
	* testsuite/gas/bpf/indcall-1.s: Likewise.
	* testsuite/gas/bpf/indcall-bad-1.l: Likewise.
	* testsuite/gas/bpf/indcall-bad-1.s: Likewise.
	* testsuite/gas/bpf/bpf.exp: Run new tests.

opcodes/
	* bpf-desc.c: Regenerate.
	* bpf-desc.h: Likewise.
	* bpf-opc.c: Likewise.
	* bpf-opc.h: Likewise.
	* disassemble.c (disassemble_init_for_target): Set bits for xBPF
	ISA when appropriate.
---
 opcodes/bpf-desc.c | 568 +++++++++++++++++++++++++++--------------------------
 1 file changed, 292 insertions(+), 276 deletions(-)

(limited to 'opcodes/bpf-desc.c')

diff --git a/opcodes/bpf-desc.c b/opcodes/bpf-desc.c
index 6319f10..6914ce9 100644
--- a/opcodes/bpf-desc.c
+++ b/opcodes/bpf-desc.c
@@ -48,6 +48,7 @@ static const CGEN_ATTR_ENTRY MACH_attr[] ATTRIBUTE_UNUSED =
 {
   { "base", MACH_BASE },
   { "bpf", MACH_BPF },
+  { "xbpf", MACH_XBPF },
   { "max", MACH_MAX },
   { 0, 0 }
 };
@@ -56,6 +57,8 @@ static const CGEN_ATTR_ENTRY ISA_attr[] ATTRIBUTE_UNUSED =
 {
   { "ebpfle", ISA_EBPFLE },
   { "ebpfbe", ISA_EBPFBE },
+  { "xbpfle", ISA_XBPFLE },
+  { "xbpfbe", ISA_XBPFBE },
   { "max", ISA_MAX },
   { 0, 0 }
 };
@@ -121,6 +124,8 @@ const CGEN_ATTR_TABLE bpf_cgen_insn_attr_table[] =
 static const CGEN_ISA bpf_cgen_isa_table[] = {
   { "ebpfle", 64, 64, 64, 128 },
   { "ebpfbe", 64, 64, 64, 128 },
+  { "xbpfle", 64, 64, 64, 128 },
+  { "xbpfbe", 64, 64, 64, 128 },
   { 0, 0, 0, 0, 0 }
 };
 
@@ -128,6 +133,7 @@ static const CGEN_ISA bpf_cgen_isa_table[] = {
 
 static const CGEN_MACH bpf_cgen_mach_table[] = {
   { "bpf", "bpf", MACH_BPF, 0 },
+  { "xbpf", "xbpf", MACH_XBPF, 0 },
   { 0, 0, 0, 0 }
 };
 
@@ -163,14 +169,14 @@ CGEN_KEYWORD bpf_cgen_opval_h_gpr =
 
 const CGEN_HW_ENTRY bpf_cgen_hw_table[] =
 {
-  { "h-memory", HW_H_MEMORY, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xc0" } } } } },
-  { "h-sint", HW_H_SINT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xc0" } } } } },
-  { "h-uint", HW_H_UINT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xc0" } } } } },
-  { "h-addr", HW_H_ADDR, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xc0" } } } } },
-  { "h-iaddr", HW_H_IADDR, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xc0" } } } } },
-  { "h-gpr", HW_H_GPR, CGEN_ASM_KEYWORD, (PTR) & bpf_cgen_opval_h_gpr, { 0, { { { (1<<MACH_BPF), 0 } }, { { 1, "\xc0" } } } } },
-  { "h-pc", HW_H_PC, CGEN_ASM_NONE, 0, { 0|A(PROFILE)|A(PC), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xc0" } } } } },
-  { "h-sint64", HW_H_SINT64, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xc0" } } } } },
+  { "h-memory", HW_H_MEMORY, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xf0" } } } } },
+  { "h-sint", HW_H_SINT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xf0" } } } } },
+  { "h-uint", HW_H_UINT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xf0" } } } } },
+  { "h-addr", HW_H_ADDR, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xf0" } } } } },
+  { "h-iaddr", HW_H_IADDR, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xf0" } } } } },
+  { "h-gpr", HW_H_GPR, CGEN_ASM_KEYWORD, (PTR) & bpf_cgen_opval_h_gpr, { 0, { { { (1<<MACH_BPF)|(1<<MACH_XBPF), 0 } }, { { 1, "\xf0" } } } } },
+  { "h-pc", HW_H_PC, CGEN_ASM_NONE, 0, { 0|A(PROFILE)|A(PC), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xf0" } } } } },
+  { "h-sint64", HW_H_SINT64, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xf0" } } } } },
   { 0, 0, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } } }
 };
 
@@ -183,24 +189,24 @@ const CGEN_HW_ENTRY bpf_cgen_hw_table[] =
 
 const CGEN_IFLD bpf_cgen_ifld_table[] =
 {
-  { BPF_F_NIL, "f-nil", 0, 0, 0, 0, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xc0" } } } }  },
-  { BPF_F_ANYOF, "f-anyof", 0, 0, 0, 0, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xc0" } } } }  },
-  { BPF_F_OP_CODE, "f-op-code", 0, 8, 7, 4, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xc0" } } } }  },
-  { BPF_F_OP_SRC, "f-op-src", 0, 8, 3, 1, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xc0" } } } }  },
-  { BPF_F_OP_CLASS, "f-op-class", 0, 8, 2, 3, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xc0" } } } }  },
-  { BPF_F_OP_MODE, "f-op-mode", 0, 8, 7, 3, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xc0" } } } }  },
-  { BPF_F_OP_SIZE, "f-op-size", 0, 8, 4, 2, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xc0" } } } }  },
-  { BPF_F_DSTLE, "f-dstle", 8, 8, 3, 4, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }  },
-  { BPF_F_SRCLE, "f-srcle", 8, 8, 7, 4, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }  },
-  { BPF_F_DSTBE, "f-dstbe", 8, 8, 7, 4, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }  },
-  { BPF_F_SRCBE, "f-srcbe", 8, 8, 3, 4, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }  },
-  { BPF_F_REGS, "f-regs", 8, 8, 7, 8, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xc0" } } } }  },
-  { BPF_F_OFFSET16, "f-offset16", 16, 16, 15, 16, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xc0" } } } }  },
-  { BPF_F_IMM32, "f-imm32", 32, 32, 31, 32, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xc0" } } } }  },
-  { BPF_F_IMM64_A, "f-imm64-a", 32, 32, 31, 32, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xc0" } } } }  },
-  { BPF_F_IMM64_B, "f-imm64-b", 64, 32, 31, 32, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xc0" } } } }  },
-  { BPF_F_IMM64_C, "f-imm64-c", 96, 32, 31, 32, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xc0" } } } }  },
-  { BPF_F_IMM64, "f-imm64", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xc0" } } } }  },
+  { BPF_F_NIL, "f-nil", 0, 0, 0, 0, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xf0" } } } }  },
+  { BPF_F_ANYOF, "f-anyof", 0, 0, 0, 0, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xf0" } } } }  },
+  { BPF_F_OP_CODE, "f-op-code", 0, 8, 7, 4, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xf0" } } } }  },
+  { BPF_F_OP_SRC, "f-op-src", 0, 8, 3, 1, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xf0" } } } }  },
+  { BPF_F_OP_CLASS, "f-op-class", 0, 8, 2, 3, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xf0" } } } }  },
+  { BPF_F_OP_MODE, "f-op-mode", 0, 8, 7, 3, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xf0" } } } }  },
+  { BPF_F_OP_SIZE, "f-op-size", 0, 8, 4, 2, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xf0" } } } }  },
+  { BPF_F_DSTLE, "f-dstle", 8, 8, 3, 4, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }  },
+  { BPF_F_SRCLE, "f-srcle", 8, 8, 7, 4, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }  },
+  { BPF_F_DSTBE, "f-dstbe", 8, 8, 7, 4, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }  },
+  { BPF_F_SRCBE, "f-srcbe", 8, 8, 3, 4, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }  },
+  { BPF_F_REGS, "f-regs", 8, 8, 7, 8, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xf0" } } } }  },
+  { BPF_F_OFFSET16, "f-offset16", 16, 16, 15, 16, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xf0" } } } }  },
+  { BPF_F_IMM32, "f-imm32", 32, 32, 31, 32, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xf0" } } } }  },
+  { BPF_F_IMM64_A, "f-imm64-a", 32, 32, 31, 32, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xf0" } } } }  },
+  { BPF_F_IMM64_B, "f-imm64-b", 64, 32, 31, 32, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xf0" } } } }  },
+  { BPF_F_IMM64_C, "f-imm64-c", 96, 32, 31, 32, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xf0" } } } }  },
+  { BPF_F_IMM64, "f-imm64", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xf0" } } } }  },
   { 0, 0, 0, 0, 0, 0, { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } } }
 };
 
@@ -233,47 +239,47 @@ const CGEN_OPERAND bpf_cgen_operand_table[] =
 /* pc: program counter */
   { "pc", BPF_OPERAND_PC, HW_H_PC, 0, 0,
     { 0, { (const PTR) &bpf_cgen_ifld_table[BPF_F_NIL] } },
-    { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xc0" } } } }  },
+    { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xf0" } } } }  },
 /* dstle: destination register */
   { "dstle", BPF_OPERAND_DSTLE, HW_H_GPR, 3, 4,
     { 0, { (const PTR) &bpf_cgen_ifld_table[BPF_F_DSTLE] } },
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }  },
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }  },
 /* srcle: source register */
   { "srcle", BPF_OPERAND_SRCLE, HW_H_GPR, 7, 4,
     { 0, { (const PTR) &bpf_cgen_ifld_table[BPF_F_SRCLE] } },
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }  },
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }  },
 /* dstbe: destination register */
   { "dstbe", BPF_OPERAND_DSTBE, HW_H_GPR, 7, 4,
     { 0, { (const PTR) &bpf_cgen_ifld_table[BPF_F_DSTBE] } },
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }  },
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }  },
 /* srcbe: source register */
   { "srcbe", BPF_OPERAND_SRCBE, HW_H_GPR, 3, 4,
     { 0, { (const PTR) &bpf_cgen_ifld_table[BPF_F_SRCBE] } },
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }  },
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }  },
 /* disp16: 16-bit PC-relative address */
   { "disp16", BPF_OPERAND_DISP16, HW_H_SINT, 15, 16,
     { 0, { (const PTR) &bpf_cgen_ifld_table[BPF_F_OFFSET16] } },
-    { 0|A(PCREL_ADDR), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xc0" } } } }  },
+    { 0|A(PCREL_ADDR), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xf0" } } } }  },
 /* disp32: 32-bit PC-relative address */
   { "disp32", BPF_OPERAND_DISP32, HW_H_SINT, 31, 32,
     { 0, { (const PTR) &bpf_cgen_ifld_table[BPF_F_IMM32] } },
-    { 0|A(PCREL_ADDR), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xc0" } } } }  },
+    { 0|A(PCREL_ADDR), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xf0" } } } }  },
 /* imm32: 32-bit immediate */
   { "imm32", BPF_OPERAND_IMM32, HW_H_SINT, 31, 32,
     { 0, { (const PTR) &bpf_cgen_ifld_table[BPF_F_IMM32] } },
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xc0" } } } }  },
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xf0" } } } }  },
 /* offset16: 16-bit offset */
   { "offset16", BPF_OPERAND_OFFSET16, HW_H_SINT, 15, 16,
     { 0, { (const PTR) &bpf_cgen_ifld_table[BPF_F_OFFSET16] } },
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xc0" } } } }  },
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xf0" } } } }  },
 /* imm64: 64-bit immediate */
   { "imm64", BPF_OPERAND_IMM64, HW_H_SINT64, 31, 96,
     { 3, { (const PTR) &BPF_F_IMM64_MULTI_IFIELD[0] } },
-    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xc0" } } } }  },
+    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xf0" } } } }  },
 /* endsize: endianness size immediate: 16, 32 or 64 */
   { "endsize", BPF_OPERAND_ENDSIZE, HW_H_UINT, 31, 32,
     { 0, { (const PTR) &bpf_cgen_ifld_table[BPF_F_IMM32] } },
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xc0" } } } }  },
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xf0" } } } }  },
 /* sentinel */
   { 0, 0, 0, 0, 0,
     { 0, { (const PTR) 0 } },
@@ -297,1197 +303,1207 @@ static const CGEN_IBASE bpf_cgen_insn_table[MAX_INSNS] =
 /* add $dstle,$imm32 */
   {
     BPF_INSN_ADDILE, "addile", "add", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* add $dstle,$srcle */
   {
     BPF_INSN_ADDRLE, "addrle", "add", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* add32 $dstle,$imm32 */
   {
     BPF_INSN_ADD32ILE, "add32ile", "add32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* add32 $dstle,$srcle */
   {
     BPF_INSN_ADD32RLE, "add32rle", "add32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* sub $dstle,$imm32 */
   {
     BPF_INSN_SUBILE, "subile", "sub", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* sub $dstle,$srcle */
   {
     BPF_INSN_SUBRLE, "subrle", "sub", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* sub32 $dstle,$imm32 */
   {
     BPF_INSN_SUB32ILE, "sub32ile", "sub32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* sub32 $dstle,$srcle */
   {
     BPF_INSN_SUB32RLE, "sub32rle", "sub32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* mul $dstle,$imm32 */
   {
     BPF_INSN_MULILE, "mulile", "mul", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* mul $dstle,$srcle */
   {
     BPF_INSN_MULRLE, "mulrle", "mul", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* mul32 $dstle,$imm32 */
   {
     BPF_INSN_MUL32ILE, "mul32ile", "mul32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* mul32 $dstle,$srcle */
   {
     BPF_INSN_MUL32RLE, "mul32rle", "mul32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* div $dstle,$imm32 */
   {
     BPF_INSN_DIVILE, "divile", "div", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* div $dstle,$srcle */
   {
     BPF_INSN_DIVRLE, "divrle", "div", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* div32 $dstle,$imm32 */
   {
     BPF_INSN_DIV32ILE, "div32ile", "div32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* div32 $dstle,$srcle */
   {
     BPF_INSN_DIV32RLE, "div32rle", "div32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* or $dstle,$imm32 */
   {
     BPF_INSN_ORILE, "orile", "or", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* or $dstle,$srcle */
   {
     BPF_INSN_ORRLE, "orrle", "or", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* or32 $dstle,$imm32 */
   {
     BPF_INSN_OR32ILE, "or32ile", "or32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* or32 $dstle,$srcle */
   {
     BPF_INSN_OR32RLE, "or32rle", "or32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* and $dstle,$imm32 */
   {
     BPF_INSN_ANDILE, "andile", "and", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* and $dstle,$srcle */
   {
     BPF_INSN_ANDRLE, "andrle", "and", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* and32 $dstle,$imm32 */
   {
     BPF_INSN_AND32ILE, "and32ile", "and32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* and32 $dstle,$srcle */
   {
     BPF_INSN_AND32RLE, "and32rle", "and32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* lsh $dstle,$imm32 */
   {
     BPF_INSN_LSHILE, "lshile", "lsh", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* lsh $dstle,$srcle */
   {
     BPF_INSN_LSHRLE, "lshrle", "lsh", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* lsh32 $dstle,$imm32 */
   {
     BPF_INSN_LSH32ILE, "lsh32ile", "lsh32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* lsh32 $dstle,$srcle */
   {
     BPF_INSN_LSH32RLE, "lsh32rle", "lsh32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* rsh $dstle,$imm32 */
   {
     BPF_INSN_RSHILE, "rshile", "rsh", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* rsh $dstle,$srcle */
   {
     BPF_INSN_RSHRLE, "rshrle", "rsh", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* rsh32 $dstle,$imm32 */
   {
     BPF_INSN_RSH32ILE, "rsh32ile", "rsh32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* rsh32 $dstle,$srcle */
   {
     BPF_INSN_RSH32RLE, "rsh32rle", "rsh32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* mod $dstle,$imm32 */
   {
     BPF_INSN_MODILE, "modile", "mod", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* mod $dstle,$srcle */
   {
     BPF_INSN_MODRLE, "modrle", "mod", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* mod32 $dstle,$imm32 */
   {
     BPF_INSN_MOD32ILE, "mod32ile", "mod32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* mod32 $dstle,$srcle */
   {
     BPF_INSN_MOD32RLE, "mod32rle", "mod32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* xor $dstle,$imm32 */
   {
     BPF_INSN_XORILE, "xorile", "xor", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* xor $dstle,$srcle */
   {
     BPF_INSN_XORRLE, "xorrle", "xor", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* xor32 $dstle,$imm32 */
   {
     BPF_INSN_XOR32ILE, "xor32ile", "xor32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* xor32 $dstle,$srcle */
   {
     BPF_INSN_XOR32RLE, "xor32rle", "xor32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* arsh $dstle,$imm32 */
   {
     BPF_INSN_ARSHILE, "arshile", "arsh", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* arsh $dstle,$srcle */
   {
     BPF_INSN_ARSHRLE, "arshrle", "arsh", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* arsh32 $dstle,$imm32 */
   {
     BPF_INSN_ARSH32ILE, "arsh32ile", "arsh32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* arsh32 $dstle,$srcle */
   {
     BPF_INSN_ARSH32RLE, "arsh32rle", "arsh32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* neg $dstle */
   {
     BPF_INSN_NEGLE, "negle", "neg", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* neg32 $dstle */
   {
     BPF_INSN_NEG32LE, "neg32le", "neg32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* mov $dstle,$imm32 */
   {
     BPF_INSN_MOVILE, "movile", "mov", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* mov $dstle,$srcle */
   {
     BPF_INSN_MOVRLE, "movrle", "mov", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* mov32 $dstle,$imm32 */
   {
     BPF_INSN_MOV32ILE, "mov32ile", "mov32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* mov32 $dstle,$srcle */
   {
     BPF_INSN_MOV32RLE, "mov32rle", "mov32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* add $dstbe,$imm32 */
   {
     BPF_INSN_ADDIBE, "addibe", "add", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* add $dstbe,$srcbe */
   {
     BPF_INSN_ADDRBE, "addrbe", "add", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* add32 $dstbe,$imm32 */
   {
     BPF_INSN_ADD32IBE, "add32ibe", "add32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* add32 $dstbe,$srcbe */
   {
     BPF_INSN_ADD32RBE, "add32rbe", "add32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* sub $dstbe,$imm32 */
   {
     BPF_INSN_SUBIBE, "subibe", "sub", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* sub $dstbe,$srcbe */
   {
     BPF_INSN_SUBRBE, "subrbe", "sub", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* sub32 $dstbe,$imm32 */
   {
     BPF_INSN_SUB32IBE, "sub32ibe", "sub32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* sub32 $dstbe,$srcbe */
   {
     BPF_INSN_SUB32RBE, "sub32rbe", "sub32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* mul $dstbe,$imm32 */
   {
     BPF_INSN_MULIBE, "mulibe", "mul", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* mul $dstbe,$srcbe */
   {
     BPF_INSN_MULRBE, "mulrbe", "mul", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* mul32 $dstbe,$imm32 */
   {
     BPF_INSN_MUL32IBE, "mul32ibe", "mul32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* mul32 $dstbe,$srcbe */
   {
     BPF_INSN_MUL32RBE, "mul32rbe", "mul32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* div $dstbe,$imm32 */
   {
     BPF_INSN_DIVIBE, "divibe", "div", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* div $dstbe,$srcbe */
   {
     BPF_INSN_DIVRBE, "divrbe", "div", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* div32 $dstbe,$imm32 */
   {
     BPF_INSN_DIV32IBE, "div32ibe", "div32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* div32 $dstbe,$srcbe */
   {
     BPF_INSN_DIV32RBE, "div32rbe", "div32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* or $dstbe,$imm32 */
   {
     BPF_INSN_ORIBE, "oribe", "or", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* or $dstbe,$srcbe */
   {
     BPF_INSN_ORRBE, "orrbe", "or", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* or32 $dstbe,$imm32 */
   {
     BPF_INSN_OR32IBE, "or32ibe", "or32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* or32 $dstbe,$srcbe */
   {
     BPF_INSN_OR32RBE, "or32rbe", "or32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* and $dstbe,$imm32 */
   {
     BPF_INSN_ANDIBE, "andibe", "and", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* and $dstbe,$srcbe */
   {
     BPF_INSN_ANDRBE, "andrbe", "and", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* and32 $dstbe,$imm32 */
   {
     BPF_INSN_AND32IBE, "and32ibe", "and32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* and32 $dstbe,$srcbe */
   {
     BPF_INSN_AND32RBE, "and32rbe", "and32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* lsh $dstbe,$imm32 */
   {
     BPF_INSN_LSHIBE, "lshibe", "lsh", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* lsh $dstbe,$srcbe */
   {
     BPF_INSN_LSHRBE, "lshrbe", "lsh", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* lsh32 $dstbe,$imm32 */
   {
     BPF_INSN_LSH32IBE, "lsh32ibe", "lsh32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* lsh32 $dstbe,$srcbe */
   {
     BPF_INSN_LSH32RBE, "lsh32rbe", "lsh32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* rsh $dstbe,$imm32 */
   {
     BPF_INSN_RSHIBE, "rshibe", "rsh", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* rsh $dstbe,$srcbe */
   {
     BPF_INSN_RSHRBE, "rshrbe", "rsh", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* rsh32 $dstbe,$imm32 */
   {
     BPF_INSN_RSH32IBE, "rsh32ibe", "rsh32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* rsh32 $dstbe,$srcbe */
   {
     BPF_INSN_RSH32RBE, "rsh32rbe", "rsh32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* mod $dstbe,$imm32 */
   {
     BPF_INSN_MODIBE, "modibe", "mod", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* mod $dstbe,$srcbe */
   {
     BPF_INSN_MODRBE, "modrbe", "mod", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* mod32 $dstbe,$imm32 */
   {
     BPF_INSN_MOD32IBE, "mod32ibe", "mod32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* mod32 $dstbe,$srcbe */
   {
     BPF_INSN_MOD32RBE, "mod32rbe", "mod32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* xor $dstbe,$imm32 */
   {
     BPF_INSN_XORIBE, "xoribe", "xor", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* xor $dstbe,$srcbe */
   {
     BPF_INSN_XORRBE, "xorrbe", "xor", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* xor32 $dstbe,$imm32 */
   {
     BPF_INSN_XOR32IBE, "xor32ibe", "xor32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* xor32 $dstbe,$srcbe */
   {
     BPF_INSN_XOR32RBE, "xor32rbe", "xor32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* arsh $dstbe,$imm32 */
   {
     BPF_INSN_ARSHIBE, "arshibe", "arsh", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* arsh $dstbe,$srcbe */
   {
     BPF_INSN_ARSHRBE, "arshrbe", "arsh", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* arsh32 $dstbe,$imm32 */
   {
     BPF_INSN_ARSH32IBE, "arsh32ibe", "arsh32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* arsh32 $dstbe,$srcbe */
   {
     BPF_INSN_ARSH32RBE, "arsh32rbe", "arsh32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* neg $dstbe */
   {
     BPF_INSN_NEGBE, "negbe", "neg", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* neg32 $dstbe */
   {
     BPF_INSN_NEG32BE, "neg32be", "neg32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* mov $dstbe,$imm32 */
   {
     BPF_INSN_MOVIBE, "movibe", "mov", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* mov $dstbe,$srcbe */
   {
     BPF_INSN_MOVRBE, "movrbe", "mov", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* mov32 $dstbe,$imm32 */
   {
     BPF_INSN_MOV32IBE, "mov32ibe", "mov32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* mov32 $dstbe,$srcbe */
   {
     BPF_INSN_MOV32RBE, "mov32rbe", "mov32", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* endle $dstle,$endsize */
   {
     BPF_INSN_ENDLELE, "endlele", "endle", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* endbe $dstle,$endsize */
   {
     BPF_INSN_ENDBELE, "endbele", "endbe", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* endle $dstbe,$endsize */
   {
     BPF_INSN_ENDLEBE, "endlebe", "endle", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* endbe $dstbe,$endsize */
   {
     BPF_INSN_ENDBEBE, "endbebe", "endbe", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* lddw $dstle,$imm64 */
   {
     BPF_INSN_LDDWLE, "lddwle", "lddw", 128,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* lddw $dstbe,$imm64 */
   {
     BPF_INSN_LDDWBE, "lddwbe", "lddw", 128,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* ldabsw $imm32 */
   {
     BPF_INSN_LDABSW, "ldabsw", "ldabsw", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xc0" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xf0" } } } }
   },
 /* ldabsh $imm32 */
   {
     BPF_INSN_LDABSH, "ldabsh", "ldabsh", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xc0" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xf0" } } } }
   },
 /* ldabsb $imm32 */
   {
     BPF_INSN_LDABSB, "ldabsb", "ldabsb", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xc0" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xf0" } } } }
   },
 /* ldabsdw $imm32 */
   {
     BPF_INSN_LDABSDW, "ldabsdw", "ldabsdw", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xc0" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xf0" } } } }
   },
 /* ldindw $srcle,$imm32 */
   {
     BPF_INSN_LDINDWLE, "ldindwle", "ldindw", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* ldindh $srcle,$imm32 */
   {
     BPF_INSN_LDINDHLE, "ldindhle", "ldindh", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* ldindb $srcle,$imm32 */
   {
     BPF_INSN_LDINDBLE, "ldindble", "ldindb", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* ldinddw $srcle,$imm32 */
   {
     BPF_INSN_LDINDDWLE, "ldinddwle", "ldinddw", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* ldindw $srcbe,$imm32 */
   {
     BPF_INSN_LDINDWBE, "ldindwbe", "ldindw", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* ldindh $srcbe,$imm32 */
   {
     BPF_INSN_LDINDHBE, "ldindhbe", "ldindh", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* ldindb $srcbe,$imm32 */
   {
     BPF_INSN_LDINDBBE, "ldindbbe", "ldindb", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* ldinddw $srcbe,$imm32 */
   {
     BPF_INSN_LDINDDWBE, "ldinddwbe", "ldinddw", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* ldxw $dstle,[$srcle+$offset16] */
   {
     BPF_INSN_LDXWLE, "ldxwle", "ldxw", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* ldxh $dstle,[$srcle+$offset16] */
   {
     BPF_INSN_LDXHLE, "ldxhle", "ldxh", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* ldxb $dstle,[$srcle+$offset16] */
   {
     BPF_INSN_LDXBLE, "ldxble", "ldxb", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* ldxdw $dstle,[$srcle+$offset16] */
   {
     BPF_INSN_LDXDWLE, "ldxdwle", "ldxdw", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* stxw [$dstle+$offset16],$srcle */
   {
     BPF_INSN_STXWLE, "stxwle", "stxw", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* stxh [$dstle+$offset16],$srcle */
   {
     BPF_INSN_STXHLE, "stxhle", "stxh", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* stxb [$dstle+$offset16],$srcle */
   {
     BPF_INSN_STXBLE, "stxble", "stxb", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* stxdw [$dstle+$offset16],$srcle */
   {
     BPF_INSN_STXDWLE, "stxdwle", "stxdw", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* ldxw $dstbe,[$srcbe+$offset16] */
   {
     BPF_INSN_LDXWBE, "ldxwbe", "ldxw", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* ldxh $dstbe,[$srcbe+$offset16] */
   {
     BPF_INSN_LDXHBE, "ldxhbe", "ldxh", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* ldxb $dstbe,[$srcbe+$offset16] */
   {
     BPF_INSN_LDXBBE, "ldxbbe", "ldxb", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* ldxdw $dstbe,[$srcbe+$offset16] */
   {
     BPF_INSN_LDXDWBE, "ldxdwbe", "ldxdw", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* stxw [$dstbe+$offset16],$srcbe */
   {
     BPF_INSN_STXWBE, "stxwbe", "stxw", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* stxh [$dstbe+$offset16],$srcbe */
   {
     BPF_INSN_STXHBE, "stxhbe", "stxh", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* stxb [$dstbe+$offset16],$srcbe */
   {
     BPF_INSN_STXBBE, "stxbbe", "stxb", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* stxdw [$dstbe+$offset16],$srcbe */
   {
     BPF_INSN_STXDWBE, "stxdwbe", "stxdw", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* stb [$dstle+$offset16],$imm32 */
   {
     BPF_INSN_STBLE, "stble", "stb", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* sth [$dstle+$offset16],$imm32 */
   {
     BPF_INSN_STHLE, "sthle", "sth", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* stw [$dstle+$offset16],$imm32 */
   {
     BPF_INSN_STWLE, "stwle", "stw", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* stdw [$dstle+$offset16],$imm32 */
   {
     BPF_INSN_STDWLE, "stdwle", "stdw", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* stb [$dstbe+$offset16],$imm32 */
   {
     BPF_INSN_STBBE, "stbbe", "stb", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* sth [$dstbe+$offset16],$imm32 */
   {
     BPF_INSN_STHBE, "sthbe", "sth", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* stw [$dstbe+$offset16],$imm32 */
   {
     BPF_INSN_STWBE, "stwbe", "stw", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* stdw [$dstbe+$offset16],$imm32 */
   {
     BPF_INSN_STDWBE, "stdwbe", "stdw", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jeq $dstle,$imm32,$disp16 */
   {
     BPF_INSN_JEQILE, "jeqile", "jeq", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jeq $dstle,$srcle,$disp16 */
   {
     BPF_INSN_JEQRLE, "jeqrle", "jeq", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jeq32 $dstle,$imm32,$disp16 */
   {
     BPF_INSN_JEQ32ILE, "jeq32ile", "jeq32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jeq32 $dstle,$srcle,$disp16 */
   {
     BPF_INSN_JEQ32RLE, "jeq32rle", "jeq32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jgt $dstle,$imm32,$disp16 */
   {
     BPF_INSN_JGTILE, "jgtile", "jgt", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jgt $dstle,$srcle,$disp16 */
   {
     BPF_INSN_JGTRLE, "jgtrle", "jgt", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jgt32 $dstle,$imm32,$disp16 */
   {
     BPF_INSN_JGT32ILE, "jgt32ile", "jgt32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jgt32 $dstle,$srcle,$disp16 */
   {
     BPF_INSN_JGT32RLE, "jgt32rle", "jgt32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jge $dstle,$imm32,$disp16 */
   {
     BPF_INSN_JGEILE, "jgeile", "jge", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jge $dstle,$srcle,$disp16 */
   {
     BPF_INSN_JGERLE, "jgerle", "jge", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jge32 $dstle,$imm32,$disp16 */
   {
     BPF_INSN_JGE32ILE, "jge32ile", "jge32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jge32 $dstle,$srcle,$disp16 */
   {
     BPF_INSN_JGE32RLE, "jge32rle", "jge32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jlt $dstle,$imm32,$disp16 */
   {
     BPF_INSN_JLTILE, "jltile", "jlt", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jlt $dstle,$srcle,$disp16 */
   {
     BPF_INSN_JLTRLE, "jltrle", "jlt", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jlt32 $dstle,$imm32,$disp16 */
   {
     BPF_INSN_JLT32ILE, "jlt32ile", "jlt32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jlt32 $dstle,$srcle,$disp16 */
   {
     BPF_INSN_JLT32RLE, "jlt32rle", "jlt32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jle $dstle,$imm32,$disp16 */
   {
     BPF_INSN_JLEILE, "jleile", "jle", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jle $dstle,$srcle,$disp16 */
   {
     BPF_INSN_JLERLE, "jlerle", "jle", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jle32 $dstle,$imm32,$disp16 */
   {
     BPF_INSN_JLE32ILE, "jle32ile", "jle32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jle32 $dstle,$srcle,$disp16 */
   {
     BPF_INSN_JLE32RLE, "jle32rle", "jle32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jset $dstle,$imm32,$disp16 */
   {
     BPF_INSN_JSETILE, "jsetile", "jset", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jset $dstle,$srcle,$disp16 */
   {
     BPF_INSN_JSETRLE, "jsetrle", "jset", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jset32 $dstle,$imm32,$disp16 */
   {
     BPF_INSN_JSET32ILE, "jset32ile", "jset32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jset32 $dstle,$srcle,$disp16 */
   {
     BPF_INSN_JSET32RLE, "jset32rle", "jset32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jne $dstle,$imm32,$disp16 */
   {
     BPF_INSN_JNEILE, "jneile", "jne", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jne $dstle,$srcle,$disp16 */
   {
     BPF_INSN_JNERLE, "jnerle", "jne", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jne32 $dstle,$imm32,$disp16 */
   {
     BPF_INSN_JNE32ILE, "jne32ile", "jne32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jne32 $dstle,$srcle,$disp16 */
   {
     BPF_INSN_JNE32RLE, "jne32rle", "jne32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jsgt $dstle,$imm32,$disp16 */
   {
     BPF_INSN_JSGTILE, "jsgtile", "jsgt", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jsgt $dstle,$srcle,$disp16 */
   {
     BPF_INSN_JSGTRLE, "jsgtrle", "jsgt", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jsgt32 $dstle,$imm32,$disp16 */
   {
     BPF_INSN_JSGT32ILE, "jsgt32ile", "jsgt32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jsgt32 $dstle,$srcle,$disp16 */
   {
     BPF_INSN_JSGT32RLE, "jsgt32rle", "jsgt32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jsge $dstle,$imm32,$disp16 */
   {
     BPF_INSN_JSGEILE, "jsgeile", "jsge", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jsge $dstle,$srcle,$disp16 */
   {
     BPF_INSN_JSGERLE, "jsgerle", "jsge", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jsge32 $dstle,$imm32,$disp16 */
   {
     BPF_INSN_JSGE32ILE, "jsge32ile", "jsge32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jsge32 $dstle,$srcle,$disp16 */
   {
     BPF_INSN_JSGE32RLE, "jsge32rle", "jsge32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jslt $dstle,$imm32,$disp16 */
   {
     BPF_INSN_JSLTILE, "jsltile", "jslt", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jslt $dstle,$srcle,$disp16 */
   {
     BPF_INSN_JSLTRLE, "jsltrle", "jslt", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jslt32 $dstle,$imm32,$disp16 */
   {
     BPF_INSN_JSLT32ILE, "jslt32ile", "jslt32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jslt32 $dstle,$srcle,$disp16 */
   {
     BPF_INSN_JSLT32RLE, "jslt32rle", "jslt32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jsle $dstle,$imm32,$disp16 */
   {
     BPF_INSN_JSLEILE, "jsleile", "jsle", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jsle $dstle,$srcle,$disp16 */
   {
     BPF_INSN_JSLERLE, "jslerle", "jsle", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jsle32 $dstle,$imm32,$disp16 */
   {
     BPF_INSN_JSLE32ILE, "jsle32ile", "jsle32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jsle32 $dstle,$srcle,$disp16 */
   {
     BPF_INSN_JSLE32RLE, "jsle32rle", "jsle32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* jeq $dstbe,$imm32,$disp16 */
   {
     BPF_INSN_JEQIBE, "jeqibe", "jeq", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jeq $dstbe,$srcbe,$disp16 */
   {
     BPF_INSN_JEQRBE, "jeqrbe", "jeq", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jeq32 $dstbe,$imm32,$disp16 */
   {
     BPF_INSN_JEQ32IBE, "jeq32ibe", "jeq32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jeq32 $dstbe,$srcbe,$disp16 */
   {
     BPF_INSN_JEQ32RBE, "jeq32rbe", "jeq32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jgt $dstbe,$imm32,$disp16 */
   {
     BPF_INSN_JGTIBE, "jgtibe", "jgt", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jgt $dstbe,$srcbe,$disp16 */
   {
     BPF_INSN_JGTRBE, "jgtrbe", "jgt", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jgt32 $dstbe,$imm32,$disp16 */
   {
     BPF_INSN_JGT32IBE, "jgt32ibe", "jgt32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jgt32 $dstbe,$srcbe,$disp16 */
   {
     BPF_INSN_JGT32RBE, "jgt32rbe", "jgt32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jge $dstbe,$imm32,$disp16 */
   {
     BPF_INSN_JGEIBE, "jgeibe", "jge", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jge $dstbe,$srcbe,$disp16 */
   {
     BPF_INSN_JGERBE, "jgerbe", "jge", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jge32 $dstbe,$imm32,$disp16 */
   {
     BPF_INSN_JGE32IBE, "jge32ibe", "jge32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jge32 $dstbe,$srcbe,$disp16 */
   {
     BPF_INSN_JGE32RBE, "jge32rbe", "jge32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jlt $dstbe,$imm32,$disp16 */
   {
     BPF_INSN_JLTIBE, "jltibe", "jlt", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jlt $dstbe,$srcbe,$disp16 */
   {
     BPF_INSN_JLTRBE, "jltrbe", "jlt", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jlt32 $dstbe,$imm32,$disp16 */
   {
     BPF_INSN_JLT32IBE, "jlt32ibe", "jlt32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jlt32 $dstbe,$srcbe,$disp16 */
   {
     BPF_INSN_JLT32RBE, "jlt32rbe", "jlt32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jle $dstbe,$imm32,$disp16 */
   {
     BPF_INSN_JLEIBE, "jleibe", "jle", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jle $dstbe,$srcbe,$disp16 */
   {
     BPF_INSN_JLERBE, "jlerbe", "jle", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jle32 $dstbe,$imm32,$disp16 */
   {
     BPF_INSN_JLE32IBE, "jle32ibe", "jle32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jle32 $dstbe,$srcbe,$disp16 */
   {
     BPF_INSN_JLE32RBE, "jle32rbe", "jle32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jset $dstbe,$imm32,$disp16 */
   {
     BPF_INSN_JSETIBE, "jsetibe", "jset", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jset $dstbe,$srcbe,$disp16 */
   {
     BPF_INSN_JSETRBE, "jsetrbe", "jset", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jset32 $dstbe,$imm32,$disp16 */
   {
     BPF_INSN_JSET32IBE, "jset32ibe", "jset32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jset32 $dstbe,$srcbe,$disp16 */
   {
     BPF_INSN_JSET32RBE, "jset32rbe", "jset32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jne $dstbe,$imm32,$disp16 */
   {
     BPF_INSN_JNEIBE, "jneibe", "jne", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jne $dstbe,$srcbe,$disp16 */
   {
     BPF_INSN_JNERBE, "jnerbe", "jne", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jne32 $dstbe,$imm32,$disp16 */
   {
     BPF_INSN_JNE32IBE, "jne32ibe", "jne32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jne32 $dstbe,$srcbe,$disp16 */
   {
     BPF_INSN_JNE32RBE, "jne32rbe", "jne32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jsgt $dstbe,$imm32,$disp16 */
   {
     BPF_INSN_JSGTIBE, "jsgtibe", "jsgt", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jsgt $dstbe,$srcbe,$disp16 */
   {
     BPF_INSN_JSGTRBE, "jsgtrbe", "jsgt", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jsgt32 $dstbe,$imm32,$disp16 */
   {
     BPF_INSN_JSGT32IBE, "jsgt32ibe", "jsgt32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jsgt32 $dstbe,$srcbe,$disp16 */
   {
     BPF_INSN_JSGT32RBE, "jsgt32rbe", "jsgt32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jsge $dstbe,$imm32,$disp16 */
   {
     BPF_INSN_JSGEIBE, "jsgeibe", "jsge", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jsge $dstbe,$srcbe,$disp16 */
   {
     BPF_INSN_JSGERBE, "jsgerbe", "jsge", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jsge32 $dstbe,$imm32,$disp16 */
   {
     BPF_INSN_JSGE32IBE, "jsge32ibe", "jsge32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jsge32 $dstbe,$srcbe,$disp16 */
   {
     BPF_INSN_JSGE32RBE, "jsge32rbe", "jsge32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jslt $dstbe,$imm32,$disp16 */
   {
     BPF_INSN_JSLTIBE, "jsltibe", "jslt", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jslt $dstbe,$srcbe,$disp16 */
   {
     BPF_INSN_JSLTRBE, "jsltrbe", "jslt", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jslt32 $dstbe,$imm32,$disp16 */
   {
     BPF_INSN_JSLT32IBE, "jslt32ibe", "jslt32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jslt32 $dstbe,$srcbe,$disp16 */
   {
     BPF_INSN_JSLT32RBE, "jslt32rbe", "jslt32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jsle $dstbe,$imm32,$disp16 */
   {
     BPF_INSN_JSLEIBE, "jsleibe", "jsle", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jsle $dstbe,$srcbe,$disp16 */
   {
     BPF_INSN_JSLERBE, "jslerbe", "jsle", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jsle32 $dstbe,$imm32,$disp16 */
   {
     BPF_INSN_JSLE32IBE, "jsle32ibe", "jsle32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* jsle32 $dstbe,$srcbe,$disp16 */
   {
     BPF_INSN_JSLE32RBE, "jsle32rbe", "jsle32", 64,
-    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* call $disp32 */
   {
     BPF_INSN_CALLLE, "callle", "call", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* call $disp32 */
   {
     BPF_INSN_CALLBE, "callbe", "call", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
+  },
+/* call $dstle */
+  {
+    BPF_INSN_CALLRLE, "callrle", "call", 64,
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x20" } } } }
+  },
+/* call $dstbe */
+  {
+    BPF_INSN_CALLRBE, "callrbe", "call", 64,
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x10" } } } }
   },
 /* ja $disp16 */
   {
     BPF_INSN_JA, "ja", "ja", 64,
-    { 0|A(UNCOND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xc0" } } } }
+    { 0|A(UNCOND_CTI), { { { (1<<MACH_BASE), 0 } }, { { 1, "\xf0" } } } }
   },
 /* exit */
   {
     BPF_INSN_EXIT, "exit", "exit", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xc0" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xf0" } } } }
   },
 /* xadddw [$dstle+$offset16],$srcle */
   {
     BPF_INSN_XADDDWLE, "xadddwle", "xadddw", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* xaddw [$dstle+$offset16],$srcle */
   {
     BPF_INSN_XADDWLE, "xaddwle", "xaddw", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x80" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xa0" } } } }
   },
 /* xadddw [$dstbe+$offset16],$srcbe */
   {
     BPF_INSN_XADDDWBE, "xadddwbe", "xadddw", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* xaddw [$dstbe+$offset16],$srcbe */
   {
     BPF_INSN_XADDWBE, "xaddwbe", "xaddw", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x40" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\x50" } } } }
   },
 /* brkpt */
   {
     BPF_INSN_BRKPT, "brkpt", "brkpt", 64,
-    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xc0" } } } }
+    { 0, { { { (1<<MACH_BASE), 0 } }, { { 1, "\xf0" } } } }
   },
 };
 
-- 
cgit v1.1