aboutsummaryrefslogtreecommitdiff
path: root/sim
AgeCommit message (Expand)AuthorFilesLines
2022-01-01sim: mips: clean up bad style/whitespaceMike Frysinger23-345/+345
2022-01-01sim: tweak copyright lines for gnulib update-copyrightMike Frysinger23-23/+23
2022-01-01Automatic Copyright Year update after running gdb/copyright.pyJoel Brobecker670-670/+670
2021-12-16sim: mips/or1k: drop redundant arg to bitsize macroMike Frysinger4-6/+4
2021-12-16sim: fix mingw builds with replacement gnulib openMike Frysinger1-2/+2
2021-12-09sim: use ## for automake commentsMike Frysinger25-882/+419
2021-12-04sim: include ansidecl.h when neededMike Frysinger16-1/+26
2021-12-04sim: include stdint.h when neededMike Frysinger3-0/+3
2021-12-04sim: include stdarg.h when usedMike Frysinger20-0/+22
2021-12-04sim: reorder header includesMike Frysinger44-162/+173
2021-12-04sim: moxie: hoist dtb rules up to common buildsMike Frysinger4-49/+116
2021-12-04sim: m68hc11: delete unused profile flagsMike Frysinger1-1/+0
2021-12-04sim: msp430: delete redundant comments & settingsMike Frysinger1-22/+0
2021-12-04sim: erc32: drop old configure targetMike Frysinger1-8/+0
2021-12-04sim: m32c/rl78: drop redundant -Wall settingsMike Frysinger2-3/+1
2021-12-04sim: frv: split up testsuite a bitMike Frysinger9-19/+136
2021-11-28sim: testsuite: drop most specific istarget checksMike Frysinger42-47/+42
2021-11-28sim: testsuite: support parallel executionMike Frysinger2-10/+80
2021-11-28sim: testsuite: expand arch specific toolchain settingsMike Frysinger3-7/+63
2021-11-28sim: testsuite: setup per-port toolchain settings for multitarget buildMike Frysinger5-3/+895
2021-11-28sim: add checks to core headers to prevent incorrect common buildingMike Frysinger3-2/+8
2021-11-28sim: unify syscall.o buildingMike Frysinger3-1/+22
2021-11-28sim: drop unused gentmap & nltvals.def logicMike Frysinger6-422/+31
2021-11-28sim: mcore: switch to new target-newlib-syscallMike Frysinger2-3/+5
2021-11-28sim: riscv: switch to new target-newlib-syscallMike Frysinger2-3/+2
2021-11-28sim: cr16: switch to new target-newlib-syscallMike Frysinger3-51/+28
2021-11-28sim: d10v: switch to new target-newlib-syscallMike Frysinger3-36/+26
2021-11-28sim: sh: switch to new target-newlib-syscallMike Frysinger2-25/+23
2021-11-28sim: v850: switch to new target-newlib-syscallMike Frysinger3-67/+26
2021-11-28sim: iq2000/lm32/m32c/moxie/rx: switch to new target-newlib-syscall.hMike Frysinger5-35/+35
2021-11-28sim: nltvals: pull target syscalls out into a dedicated source fileMike Frysinger9-65/+987
2021-11-28sim: frv: resolve syscalls dynamicallyMike Frysinger1-2/+1
2021-11-28sim: mn10300: resolve syscalls dynamicallyMike Frysinger3-5/+4
2021-11-28sim: nltvals: drop i960Mike Frysinger2-26/+2
2021-11-28sim: moxie: fix datadir handlingMike Frysinger1-1/+1
2021-11-27sim: hw: mark hw_descriptors constMike Frysinger2-2/+2
2021-11-27sim: testsuite: add dedicated flag for init toolchain testsMike Frysinger2-6/+15
2021-11-27sim: testsuite: clean up arch specific toolchain settingsMike Frysinger3-4/+14
2021-11-27sim: cris: always search for local rvdummy toolMike Frysinger1-8/+2
2021-11-26sim: testsuite: fix bits-gen EXEEXT handlingMike Frysinger2-8/+8
2021-11-26sim: testsuite: initial support for OS-specific testsMike Frysinger107-107/+158
2021-11-26sim: testsuite: unify basic C compiler checksMike Frysinger4-40/+53
2021-11-26sim: testsuite: rework sim_init usageMike Frysinger44-26/+109
2021-11-26sim: cris: fix testsuite hang when sim is missingMike Frysinger2-0/+9
2021-11-26sim: testsuite: fix objdir handlingMike Frysinger9-42/+46
2021-11-26sim: testsuite: rename global_sim_options to SIMFLAGS_FOR_TARGETMike Frysinger5-37/+19
2021-11-26sim: testsuite: replace global_ld_options with LDFLAGS_FOR_TARGETMike Frysinger6-30/+14
2021-11-26sim: testsuite: replace global_as_options with ASFLAGS_FOR_TARGETMike Frysinger4-18/+8
2021-11-26sim: testsuite: drop unused global_cc_optionsMike Frysinger1-5/+1
2021-11-26sim: testsuite: punt unused toolchain variablesMike Frysinger3-44/+3
generated by cgit v1.1 at 2024-12-29 02:11:49 +0000