aboutsummaryrefslogtreecommitdiff
path: root/sim
AgeCommit message (Expand)AuthorFilesLines
2016-01-06sim: sim_{create_inferior,open,parse_args}: constify argv/env slightlyMike Frysinger59-77/+248
2016-01-06Change copyright owner to FSF in sim/testsuite/sim/mips/hilo-hazard-4.sJoel Brobecker2-2/+5
2016-01-05sim: msp430: drop duplicate sim_load_file callMike Frysinger2-26/+14
2016-01-05sim: aarch64: switch to common disassembler tracingMike Frysinger5-137/+30
2016-01-05sim: bfin: add support disasm tracingMike Frysinger2-0/+6
2016-01-05sim: msp430: switch to common disassembler tracingMike Frysinger5-388/+12
2016-01-05sim: trace: add support for disassemblingMike Frysinger3-1/+119
2016-01-05Add myself as the maintainer for the AArch64.Nick Clifton2-0/+5
2016-01-05Fix the execution of the MSP430 simulator testsuite.Nick Clifton2-2/+38
2016-01-04sim: use STATE_MAGIC helperMike Frysinger2-1/+5
2016-01-04sim: unify min/max macrosMike Frysinger16-40/+60
2016-01-04sim: aarch64: drop syscall.h include to fix buildTristan Gingold3-1/+8
2016-01-04sim: parse_args: polish getopt error messageMike Frysinger5-3/+12
2016-01-04sim: punt x86-specific bswap logicMike Frysinger68-699/+187
2016-01-04sim: d10v: gut endian logicMike Frysinger2-77/+5
2016-01-03sim: parse_args: display getopt error ourselvesMike Frysinger44-64/+138
2016-01-03sim: TODO: move to wikiMike Frysinger6-71/+12
2016-01-03sim: clean up some more device detritusMike Frysinger13-53/+26
2016-01-03sim: use libiberty countargv in more placesMike Frysinger12-65/+44
2016-01-03sim: nrun: use lbasenameMike Frysinger2-5/+9
2016-01-03sim: drop host endian configure optionMike Frysinger96-5871/+6648
2016-01-03sim: convert to bfd_endianMike Frysinger90-699/+712
2016-01-02sim: cris: use standard output helpersMike Frysinger2-35/+14
2016-01-02sim: iq2000/m32r/lm32/sh64: delete dead option codeMike Frysinger8-55/+18
2016-01-02sim: delete dead current_state globalsMike Frysinger19-86/+42
2016-01-02sim: ppc: do not exit when parsing args w/gdbMike Frysinger5-22/+50
2016-01-01GDB copyright headers update after running GDB's copyright.py script.Joel Brobecker577-577/+577
2015-12-30sim: m68hc11: fix default endianMike Frysinger3-2/+7
2015-12-30sim: cris/m68hc11: move default endian/alignment to configureMike Frysinger8-14/+115
2015-12-30sim: h8300: inline sim_state_initializeMike Frysinger2-27/+7
2015-12-30sim: h8300: simplify h8300_reg_{fetch,store} funcsMike Frysinger2-53/+29
2015-12-30sim: h8300: switch to common sim-resumeMike Frysinger3-40/+57
2015-12-30sim: h8300: move default endian/alignment to configureMike Frysinger4-6/+112
2015-12-30sim: simplify STATE_MY_NAME setupMike Frysinger2-3/+6
2015-12-30sim: arm/d10v/h8300/m68hc11/microblaze/mips/mn10300/moxie/sh/v850: convert to...Mike Frysinger20-86/+169
2015-12-30sim: h8300: move unused/buggy lregs arrayMike Frysinger2-4/+5
2015-12-30sim: h8300: drop unused inst.hMike Frysinger3-104/+5
2015-12-29sim: ppc: track closed state of file descriptors 0, 1, and 2.Kevin Buettner3-22/+151
2015-12-27sim: aarch64/msp430: fix disassembler usageMike Frysinger4-4/+14
2015-12-27sim: unify sim-hloadMike Frysinger46-67/+93
2015-12-26sim: punt WITH_DEVICES & tconfig.h supportMike Frysinger95-290/+197
2015-12-26sim: bfin: push down mmr address/size checksMike Frysinger33-229/+549
2015-12-26sim: bfin: avoid stack error under asanMike Frysinger2-1/+5
2015-12-26sim: sim-core: pass down cpu to hw accesses when availableMike Frysinger2-10/+41
2015-12-26sim: mips: delete mmu stubs to move to common sim_{read,write}Mike Frysinger6-355/+153
2015-12-26sim: cris: do not pass cpu when writing memory during initMike Frysinger2-5/+10
2015-12-26sim: standardize sim_create_inferior handling of argv a bit moreMike Frysinger18-34/+106
2015-12-26sim: aarch64: move ChangeLog contentMike Frysinger2-26/+25
2015-12-25sim: frv: punt WITH_DEVICE supportMike Frysinger6-95/+10
2015-12-25sim: m32r: migrate from WITH_DEVICES to WITH_HWMike Frysinger12-178/+361
generated by cgit v1.1 at 2024-11-24 19:14:15 +0000