aboutsummaryrefslogtreecommitdiff
path: root/sim
AgeCommit message (Expand)AuthorFilesLines
2016-03-29Tidy up AArch64 simulator code.Nick Clifton4-1469/+1413
2016-03-23More AArch64 simulator improvements.Nick Clifton6-278/+721
2016-03-18Fix thinko in new GET_VEC_ELEMENT macro.Nick Clifton2-1/+2
2016-03-18Fix code to check for illegal element numbers when accessing AArch64 vector r...Nick Clifton2-2/+6
2016-03-18Add simulation of MUL and NEG instructions to AArch64 simulator.Nick Clifton5-223/+341
2016-03-03Fix bugs in the simulation of the AArch64's ADDP, FADDP, LD1, CCMP and CCMP i...Nick Clifton2-44/+93
2016-02-05sim: mips: fix prog_bfd usageMike Frysinger3-2/+8
2016-02-04Prevent possible undefined behaviour computing the size of the scache by usin...Nick Clifton2-11/+19
2016-02-03MAINTAINERS: Add Thiemo Seufer back, as a past maintainerMaciej W. Rozycki2-0/+5
2016-01-18MIPS: Only build microMIPS specific simulator functions if microMIPS support ...Andrew Bennett2-0/+42
2016-01-17Minor comment fixes in sim/common/sim-fpu.c.Joel Brobecker2-67/+71
2016-01-17minor reformatting in sim/common/sim-fpu.c.Joel Brobecker2-2/+9
2016-01-12sim: mips: workaround 32-bit addr sign extensionsMike Frysinger2-1/+18
2016-01-11sim: config: do not try to align settingsMike Frysinger2-5/+10
2016-01-10sim: move many common settings from CPPFLAGS to config.hMike Frysinger96-2107/+3571
2016-01-10sim: drop unused SIM_AC_OPTION_PACKAGESMike Frysinger62-229/+177
2016-01-10sim: allow the environment configure option everywhereMike Frysinger73-411/+744
2016-01-10sim: allow the assert configure option everywhereMike Frysinger56-54/+626
2016-01-10sim: drop targ-vals.def->nltvals.def indirectionMike Frysinger59-1557/+151
2016-01-10sim: mips: drop SIM_AC_OPTION_SMP callMike Frysinger3-43/+7
2016-01-10sim: allow the inline configure option everywhereMike Frysinger79-1006/+1113
2016-01-10sim: drop --enable-sim-{regparm,stdcall} optionsMike Frysinger69-660/+245
2016-01-10sim: drop --enable-sim-cflags optionMike Frysinger66-716/+191
2016-01-09sim: stop configuring common subdirMike Frysinger4-18/+7
2016-01-09sim: drop common/cconfig.h in favor of a single config.hMike Frysinger99-10674/+11040
2016-01-06sim: config: drop use of __DATE__/__TIME__Mike Frysinger2-7/+5
2016-01-06sim: sim_{create_inferior,open,parse_args}: constify argv/env slightlyMike Frysinger59-77/+248
2016-01-06Change copyright owner to FSF in sim/testsuite/sim/mips/hilo-hazard-4.sJoel Brobecker2-2/+5
2016-01-05sim: msp430: drop duplicate sim_load_file callMike Frysinger2-26/+14
2016-01-05sim: aarch64: switch to common disassembler tracingMike Frysinger5-137/+30
2016-01-05sim: bfin: add support disasm tracingMike Frysinger2-0/+6
2016-01-05sim: msp430: switch to common disassembler tracingMike Frysinger5-388/+12
2016-01-05sim: trace: add support for disassemblingMike Frysinger3-1/+119
2016-01-05Add myself as the maintainer for the AArch64.Nick Clifton2-0/+5
2016-01-05Fix the execution of the MSP430 simulator testsuite.Nick Clifton2-2/+38
2016-01-04sim: use STATE_MAGIC helperMike Frysinger2-1/+5
2016-01-04sim: unify min/max macrosMike Frysinger16-40/+60
2016-01-04sim: aarch64: drop syscall.h include to fix buildTristan Gingold3-1/+8
2016-01-04sim: parse_args: polish getopt error messageMike Frysinger5-3/+12
2016-01-04sim: punt x86-specific bswap logicMike Frysinger68-699/+187
2016-01-04sim: d10v: gut endian logicMike Frysinger2-77/+5
2016-01-03sim: parse_args: display getopt error ourselvesMike Frysinger44-64/+138
2016-01-03sim: TODO: move to wikiMike Frysinger6-71/+12
2016-01-03sim: clean up some more device detritusMike Frysinger13-53/+26
2016-01-03sim: use libiberty countargv in more placesMike Frysinger12-65/+44
2016-01-03sim: nrun: use lbasenameMike Frysinger2-5/+9
2016-01-03sim: drop host endian configure optionMike Frysinger96-5871/+6648
2016-01-03sim: convert to bfd_endianMike Frysinger90-699/+712
2016-01-02sim: cris: use standard output helpersMike Frysinger2-35/+14
2016-01-02sim: iq2000/m32r/lm32/sh64: delete dead option codeMike Frysinger8-55/+18
generated by cgit v1.1 at 2024-11-24 08:25:20 +0000