aboutsummaryrefslogtreecommitdiff
path: root/sim
AgeCommit message (Expand)AuthorFilesLines
2015-12-15Fix invalid left shift of negative valueDominik Vogt11-33/+55
2015-12-15Add support for the MRS instruction to the AArch64 simulator.Nick Clifton2-9/+53
2015-12-07Add support for MSP430 F5 hardware multiply.Nick Clifton2-10/+59
2015-11-24Add an AArch64 simulator to GDB.Nick Clifton23-4/+31400
2015-11-22sim: common: set up CPPFLAGS/CXXFLAGS/LDFLAGS from configure [PR sim/18762]Mike Frysinger2-0/+8
2015-11-22sim: sim_do_commandf: fix call to va_end [PR sim/19273]Mike Frysinger2-2/+13
2015-11-22sim: ppc: avoid use of $< in ordinary rules [PR sim/13834]Mike Frysinger2-5/+13
2015-11-22sim: common: add PRI printf definesMike Frysinger2-0/+28
2015-11-22sim: avr: move global state to sim/cpu stateMike Frysinger3-134/+157
2015-11-22sim: avr: switch to common sim-regMike Frysinger2-4/+14
2015-11-22sim: sh: delete global callback/argvMike Frysinger3-46/+53
2015-11-22sim: h8300: delete global callback/kind/nameMike Frysinger2-47/+27
2015-11-22sim: mn10300: drop global callback handleMike Frysinger3-7/+8
2015-11-17sim: mn10300/v850: drop unused WITH_CORE defineMike Frysinger4-2/+8
2015-11-17sim: always enable modulo memoryMike Frysinger12-36/+30
2015-11-17[sim/ppc] Fix printf_filtered referencePedro Alves2-16/+21
2015-11-17sim: sim-close: use XCONCAT2 helperMike Frysinger2-3/+6
2015-11-16sim: sim-stop/sim-reason/sim-reg: move to common obj listMike Frysinger44-56/+119
2015-11-15sim: cr16: drop global callback stateMike Frysinger4-62/+70
2015-11-15sim: cr16: convert to common sim engine logicMike Frysinger5-157/+96
2015-11-15sim: cr16: convert to common sim memory modulesMike Frysinger8-589/+62
2015-11-15sim: cr16: push down sd/cpu varsMike Frysinger6-788/+833
2015-11-15sim: cr16: delete unused memory helpersMike Frysinger3-20/+6
2015-11-15sim: cr16: switch to common sim-regMike Frysinger3-13/+61
2015-11-15sim: cr16/d10v: drop redundant call to sim_create_inferiorMike Frysinger4-2/+8
2015-11-15sim: d10v: drop global callback stateMike Frysinger4-137/+149
2015-11-15sim: d10v: convert to common sim engine logicMike Frysinger5-218/+137
2015-11-15sim: d10v: push down sd/cpu varsMike Frysinger6-500/+543
2015-11-15sim: h8300: convert to common sim_{reason,stop}Mike Frysinger3-15/+8
2015-11-15sim: mcore: pull cpu state out of global scopeMike Frysinger3-294/+309
2015-11-15sim: mcore: switch to common sim-regMike Frysinger3-4/+16
2015-11-15sim: mcore: add a fail testcaseMike Frysinger3-1/+14
2015-11-15sim: mcore: convert to common reason/resume logicMike Frysinger3-40/+64
2015-11-15sim: clean up redundant objectsMike Frysinger8-20/+19
2015-11-15sim: sim-close: unify sim_close logicMike Frysinger50-171/+173
2015-11-15sim: m32c: add a basic testsuiteMike Frysinger5-0/+92
2015-11-15sim: testsuite: support basic vars in flagsMike Frysinger2-1/+12
2015-11-10Update the RX simulator to handle the latest opcode types.Nick Clifton2-1/+24
2015-11-10sim: cr16/d10v: localize translation funcsMike Frysinger4-6/+18
2015-11-10sim: m32c: move test code to testsuiteMike Frysinger8-26/+17
2015-11-10sim: m32c: drop redundant dependency infoMike Frysinger2-13/+4
2015-11-10sim: h8300: drop unused littleendian variableMike Frysinger2-13/+5
2015-10-12sim: ft32: test coverage for link parameters and PM write portJames Bowman2-0/+42
2015-10-11sim: moxie: fix leakage in error path [BZ #18273]Mike Frysinger2-0/+6
2015-10-11sim: bfin: handle negative left saturated shifts as ashifts [BZ #18407]Mike Frysinger4-1/+33
2015-09-29sim: ft32: correct simulation of MEMCPY and MEMSETJames Bowman2-2/+7
2015-09-29sim: ft32: correctly simulate PM write portJames Bowman2-2/+10
2015-09-25[PATCH] Add micromips support to the MIPS simulatorAndrew Bennett22-1468/+7290
2015-09-22sim: ft32: add character input portJames Bowman2-0/+6
2015-08-05Fix building GDB for the M32C by providing a stub sim_info function.Nick Clifton2-0/+11
generated by cgit v1.1 at 2024-11-23 04:36:17 +0000